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Abstract 
This thesis deals with the soft switching techniques applied to multilevel inverters for 
high frequency high voltage and high power conversion. The following subjects are studied to 
this end: 
1. Multilevel inverter operation. After the brief inspection of the conventional high 
power converter structures employing device association or converter association, 
fundamentais and problems of the multilevel inverters evolved from cell association are 
examined. Clamping voltage stability of the capacitor clamping inverter and the. neutral 
potential stability of the diode clamping inverter are explored in details. 
2. Multilevel inverter commutation. Major snubbers used in two-level and multilevel 
inverters are reviewed. The problems associated with these snubbers are outlined. Further, soft 
switching techniques reported for two-level inverters are assessed. 
The transformer connection True-PWM-Poleutechnique is proposed and tested. It is then 
utilized and tested in three level capacitor clamping inverter and the Neutral-Point-Clamped 
(NPC) inverter. This technique along with the Auxiliary-Resonant-Cormnutated-Pole-Inverter 
(ARCPI) are both extended to the multilevel case (M>3), the topologies are demonstrated. 
Auto-transformer cormection and capacitor connection True-PWM-Poles are also 
discussed.
_ 
3. New multilevel inverter topology. A new diode clamping multilevel inverter free of 
series association of the clamping diodes is introduced, analyzed and tested. It's shortcoming 
is unveiled. Clamping, snubbing and soft switching of this new inverter are shoitly treated. 
With this investigation, the basic aspects in regard to soft switching of multilevel 
inverters are outlined.
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Resumo 
Esta tese apresenta técnicas de comutação suave aplicadas a inversores com múltiplos 
níveis para aplicações de alta freqüência, alta tensão e alta potência. Os seguintes assuntos são 
estudados com esta finalidadez'
A 
1. Operação dos inversores com múltiplos níveis. Após breve análise das estruturas de 
alta potência convencionais que empregam associação de interruptores ou -associação de 
conversores, examinam-se os fundamentos e problemas dos inversores com mútliplos níveis. 
A estabilidade da tensão de grampeamento do inversor com grampeamento capacitivo e a 
estabilidade do potencial de neutro do inversor com diodo de grampeamento são exploradas 
em detalhe. . ' 
2. Comutação dos inversores com múltiplos níveis. A maioria dos circuitos de ajuda à 
comutação (snubbers) utilizados nos inversores com dois níveis e com múltiplos níveis é 
revisada. Os problemas associados a estes snubbers são delineados. Além disso, analisam-se 
as técnicas de comutação suave conhecidas para inversores com dois níveis. 
A técnica T rue-PWM-Pole com conexão de transformador é proposta e testada, sendo 
então utilizada e ensaiada em um inversor com tres níveis com grampeamento capacitivo e em 
um inversor com grampeamento no ponto neutro (NPC - Neutral-Point-Clamped). Esta 
técnica e 0 inversor com pólo de comutação auxiliar grampeado (ARCPI - Auxiliary- 
Resonant-Commutated-Pole-Inverter) são estendidos aos casos de_múltiplos níveis (M>3) e 
suas topologias são apresentadas. 
Discutem-se também as conexões de auto-transformador e de capacitor para a técnica 
T rue-P WM-Pole. 
3. Nova topologia de inversor com múltiplos níveis. Um novo inversor com múltiplos 
níveis com grampeamento a diodos, sem necessidade de associação série dos diodos de 
grampeamento é introduzida, analisada e testada, sendo também apresentadas as suas 
deficiências. Analisam-se ainda o grampeamento, a estratégia de 
_ 
ajuda à comutação 
(snubbing) e a comutação suave deste novo inversor. 
Com esta investigação, os aspectos básicos relativos à comutação suave de inversores 
com múltiplos níveis são apresentados.
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Chapter 1. Fundamentals of Multilevel Inverters 
Abstract: This chapter reviews the existing approaches for implementing high power 
converters. The ftmdamentals of multilevel inverter circuits, including voltage synthesizing, 
modulation as well as their specific problems are then discussed. Commutation issues of these 
circuits are specifically treated which will be the main subject of this thesis. 
1.1. Implementation of High Power Converters 
The power electronics community has witnessed in the last decade continuous advance 
in the ratings as well as the switching characteristics of the power semiconductor devices. 
Most remarkably, the 3.3kV, l.2kA IGBT modules and the 6kV, 6kA GTO thyristors have 
entered the market, and the development targets for the near future are the 4.5kV IGBT 
module and the 9kV-12kV GTO thyristor [l]. However, high power electronics, typically 
traction drives and supplies or utility applications [2] [3] [4], call for switching operation 
involving higher voltage or current with adequate performance. To meet this demand, devices, 
switching cells or converters have been associated as solutions. 
1.1.1 . Device Association 
Parallel association: Converter current handling capability can be raised by paralleling 
two or more IGBT modules together [5] [6]. The major problem of this association is the 
unequal current sharing due to the module parameters deviations as well as the construction 
and thermal coupling issues. Moreover, highcurrent operation demands bulky setup with 
voluminous power connections evoking problems with stray inductances. In practice, GTO 
thyristors can not be associated in parallel, which will lead to unequal current distribution [7]. 
Series association: Series association of GTOs has been a proven technique for high 
voltage operation in railway interties [7], STATic CONdenser (STATCON) [8] and self- 
commutated AC/DC converter [9] applications. It is further enabled with the possibility to 
supply the gate units directly from the main circuit rather than a low voltage supply at the 
ground level [9] [67]. By device screening, gate units adaptation, precise gate tum-off timing 
[9] or hard gate drive [7] [l0], voltage sharing can be well ensured. Series association of
2 
IGBTs is also under investigation [1 1] [12]. A distinguished advantage of series association is 
the redundancy it offers by adding one more device in the ring, as well as the individual 
device life time extension as a result of voltage stress reduction. 
1 . 1 .2. Converter Association 
In_ the case of device association, either parallel or series, the converter waveforms as 
well as the di/dt or dv/dt rates of change do not benefit from the multiple devices. In converter 
association, however, multilevel waveforms are synthesized while the di/dt or dv/dt rates 
remain unchanged. Converter association can be realized in one of the following approaches. 
DC side in parallel/ AC side in parallel by transformer: As shovvn in Fig. l.1(a), the 
secondary voltages are imposed and the secondary current ripple is high. To limit this ripple 
the leakage inductance has to be located at the secondary side, which is not favorable for 
transforrner construction [l4]. This configuration is found at the supply side of locomotive 
drives [3]. But it is not recommended for STATCON application due to the harmonic currents 
flowing through the inverters and the transformer secondaries [8]. 
DC side in parallel/AC side in series by transformer: As shown in Fig. l.1(b), currents 
at both sides are imposed. The low ripple secondary current results in lower converter losses 
and magnetic losses. Railway interties [3] and also STATCON [8] [13] have employed such 
configuration. Transformer leakage inductance can be located at either side. 
DC side in parallel/AC side in parallel by Current-Sharing reactor: As shown in Fig. 
1.1(c), spontaneous current sharing is achieved through this configuration [15]. Obviously, 
the number of converters is limited to two. ` ` 
DC side in parallel/AC side in parallel by separate reactor: As shown in Fig. l.l(d), by 
paralleling converter subsystem, this structure is characteristic of its homogeneous modular 
construction, operation redundancy as well as the reduced current ripple of the summing 
current. It has been widely utilized especially in industrial drive areas [7]. 
DC side in series/AC side in series by transformer: As shown in Fig. l.1(e), again 
currents at both sides are imposed allowing for lower losses. Such configuration can be found 
in DC/AC/DC converter applications [16] [l7]. A ' 
DC side in series/AC side in parallel by transformer: As shown in Fig. 1.l(f), voltages 
of the secondary sides are imposed forcing each converter working independently. The 
structure enables high voltage operation with reduced harmonics in the summing current [18].
3 
_ 
AC side connected to open winding: In this case, the DC side can be either in parallel 
[l9], as shown in ig. 1.l(g),. or series or separated [20]. Chokes to suppress zero sequence 
voltage are necessary. Again, the number of converters is limited to two. 
DC side isolated (H-bridge cascade inverter): As shown in Fig. 1.1(h), the most salient 
merit of this configuration is the possibility of direct connection to high voltage system, 
allowing for elimination of the heavy transfonner. However, each DC side must be isolated 
from the other. Literature review shows that this [type of inverter has been constructed as 
broadcasting amplifier by ABB [21] and as high precision current supply. for plasma physics 
by JET [22] more than a decade ago. It has in the recent years been recommended for other 
applications including industrial drives [23] [24], traction [25], active filtering [26] and 
especially static VAR compensator [27] [28]. 
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Fig. 1.1. Different circuits resulted from converter association. 
1 . 1 .3. Cell Association 
Parallel association: As shown in Fig. l.2(a), the cellular structure allows for feeding 
high current with greatly reduced ripple [29]. In particular, assuming a non-zero impedance of 
the voltage source at the switching frequency, current sharing becomes inherent [30]. An 
alternative technique was also recently explored [31], as shown in Fig. l.2(b). Direct reactor- 
less paralleling of cells has also been reported in engineering application, which enhances the 
current capacity but without reducing the ripple [70]. 
Series association: Explorations on the series association of cells in _the past two 
decades have given birth to two major structures: the diode clamping multilevel inverter [32]-
4
_ 
[3 7], and the capacitor' clamping multilevel inverter [38] [39]. Except for the three level diode 
clamping inverter (N eutral-Point-Clamped-NPC) which has now been increasingly accepted 
by the industry for high voltage high power applications, other circuits of the family are still 
under investigations. re F* 2 raz- 
(=1) (b) 
Fig. 1.2. Different circuits resulted from parallel association of cells. 
1.2. Diode Clamping Multilevel Inverter 
-The idea of diode clamping was first established in three level”s case, which is now 
known as the NPC inverter [32][33]. It was then extended to any level by different researchers 
[34]-[37]. Fig. 1.3 shows a five level inverter leg, which can be regarded as being set-up by 
four two level switching cells in quasi-series: C4, S4, Sƒ; C2, S2, S2°; C2, S2, S3” and C4, S4, S4”. 
Switches S1, S2, S2 and S4 in the up-ann and also switches S4”, S2”, S2' and S4' in the down- 
ann can be regarded in quasi-series. By timing the switching actions of the corresponding 
switches in different cells, an output waveform with five level is obtained, while terminal 
dv/dt remains the same value as each single device sees in the cells. 
1.2.1. Voltage Synthesizing V 
Suppose that the DC link voltage is equally distributed among the four storage 
capacitors, then a staircase output waveform with reference to the DC capacitor neutral point 
could be synthesized as shown in Fig. 1.4 according to Table1.l. Note that the eight switches 
give only five switching states and five output voltage levels are produced. The switching of 
each cell is conditioned by the others as following:
C 
‹› An outer switch can only be turned on when the inner switch is in conduction. 
0 An inner switch can only be tumed off when the outer switch is not in conduction.
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Fig. 1.3. A five level diode clamping inverter leg, Fig. 1.4. Switching sequence with the resulting output 
consisting of (5-l) storage capacitors, (5-l)×2 waveform and the blocking voltages across the 
switches and a total of (5-l)×(S-2) clamping diodes. clamping diodes. H V 
1: 
Table 1.1. Diode clamping five level inverter switches combinations 
Levels 
Output V A0 switches combinations 
s,* SI 
3 S27 S3) S49 
V5=l/2 Vdc* 1 0 O 0 0 
V4=l/4 Vdc' O 1 O O O
Z
0 1 l O O 
V2=' 1 Vdc O 1 1 1 0 
v,=-1/2 Vdc 0 1 l 1 1 
* Vdc stands for the total DC link voltage. 
1.2.2. Modulation 
F undamental-Frequency-Modulation (FFM: For large power applications where 
device rating is a major factor limiting the obtainable maximum power, full utilization of the
› 
' ' ' › 
S3' 
U 
S3 
U 
S3' › 
4 S4 |Sš` 
VD2+Ds+mz 
i 
Vml ' VDz+ns+m2 ›
P
6 
device will be interesting [l4]. The FFM has been deemed the best solution in this case. 
Additional benefit of FFM is the low switching loss (snubber loss) and high efficiency, at the 
expense of slow response. Bulky filters are always used to ensure low interfacing THD. 
Sub-harmonic -PWM modulation: The increased power rating and improved switching 
performance of turn-off devices together with advanced circuit techniques have been creating 
increasing possibilities using PWM in high power applications. This can be found in most of 
the high power drive applications [20]. 
The idea of multilevel PWM has been well established that suits well the PWM 
modulation of a M-level diode clamping multilevel inverter [40]. The pattem shown in Fig. 
1.5 is for the case of a five level inverter leg, where the reference signal intersects with the 
four carriers generating the four PWM signals for the four switching pairs. The down trace 
illustrates the output voltage with reference to the DC neutral potential of the leg. Several 
different dispositions of the carriers have been studied exhibiting different harmonic results 
[40]. Engineering applications of sub-harmonic PWM modulation for single phase and three 
phase NPC inverter have been reported [3] [41]. - 
Space-Vector-Modulation: Space-Vector-Modulation (SVM) has been extensively 
reported to offer superior performance in comparison to conventional PWM techniques 
(natural sampling or regular sampling etc.), in terms of the reduced harrnonics, optimized 
switching sequence and increased voltage transfer ratio [42]-[44]. It has also been a major 
approach to realize PWM pattern in NPC inverter [l8], [45]-[47] by industry. In a complex 
plane, a NPC inverter can be represented by 27 switching states located at the comers of 
triangular pattems, among which 19 of them are independent states and the remaining 8 are 
redundant states, as shown in Fig. 1.6. PWM commands can be created by sampling the 
desired voltage vector at a constant sampling frequency, such sampling is then approximated 
by a sequence of three vectors defined at the comers of the sub-triangle where the desired 
voltage vector is located. Such approximation leads the output value to the set-point within 
the next sampling period.
_ 
The resultant switching sequence of SVM is essentially similar to that obtained by sub- 
harmonic PWM when adding a zero sequence component to the sinusoidal reference in a three 
phase system [48]. In principal, SVM can also be applied to a M-level (M>3) inverter. A M- 
level three phase system will be able to work with M3 switching states, among which 
1+3M(M-1) states are distinctive states. No engineering results have been reported.
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Fig. 1.5. Multilevel PWM method for a diode clamping multilevel inverter leg. 
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Fig. 1.6. Space vector diagram of the 27 switching states of a NPC inverter. 
Closed loop modulation: In addition to the open loop schemes reviewed above, closed 
loop schemes like hysteresis current control [49] or delta voltage control [23] have also been 
investigated, which allow the generation of multilevel gating sequences inherently in the
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closed loop. In particular, hysteresis current control has been used to supply high precision 
current for the saddle coils in plasma research [22]. 
1.2.3. Potential Drift and DC Supply Structures 
Drift mechanism: The M-1 storage capacitors at the DC link gives M-2 floating 
potentials which may drift if the net average currents flowing into the given potentials are not 
zero. Potential drift will cause output wavefonn distortion and further some devices will be 
subjected to destructive voltage stress. For the five level case shown in Fig. 1.3,' two situations 
can be identified [50] [51]: 
0 When the load current is not pure-reactive, level V4 will decrease and level V2 will 
increase. Both converge to level V3 which keeps stable. Eventually a five level inverter 
will become a three level one, while the neutral potential (level V3) doesn°t drift. 
° On the other hand, when the load current is pure-reactive, either lagging or leading, the net 
~ average charge flows into each level over a switching cycle is zero. Ideally all voltage 
levels V2, V3 and V4 are always stable. ' 
DC supply structures: To enable active power processing, the following approaches 
have been proposed but no engineering results have been reported. 
° Use regulated DC sources in the places of the storage capacitors [52], which requires 
complex AC/DC circuitry. 
° Use regulation circuitry to enforce the energy flow between the neighboring capacitors, 
which is applicable for both unidirectional or bi-directional operation [3 5] [53]. 
° Use back-to-back system where charges from both sides compensate each other [50], 
which is feasible only when input/output voltages are equal. Otherwise very complex 
control of the AC/DC converter will be required [54] [55]. 
Note that when pure reactive power is processed, potential drift may still happen due to 
unequal capacitor leakage currents, unequal device switching delays as well as asymmetrical 
charging during transience operation etc. Thus active control over each potential is still 
necessary in this case [56] [57] [58]. 
1.2.4. Neutral Potential Control of the NPC Inveiter 
Neutral potential self-balancing: When switching function of each NPC leg is quarter- 
wave symmetric, typically when sub-harmonic modulation is utilized, the neutral potential is
à« 
›.... 
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found to be self-balancing when the load is not pure reactive [59] [60]. Neutral potential 
deviation causes DC current component flowing in the neutral line rejecting the deviation. 
However, under space vector modulation, when the two states of the middle vector are 
not duly distributed during the local switching cycle [45], the neutral potential will become 
unstable and the self-balancing property will be lost. 
Neutral potential control: In the case of space vector modulation, neutral potential 
control can be achieved in principle by making use of the redundant states of the middle 
vectors in a three phase system [45]-[47], [61]-[62]. The redundant state of a middle vector 
tends to complement the charging/discharging flowing into the neutral potential resulted from 
the other state of the same vector. 
C
' 
Depending on the extent of asymmetry resulted mainly from different gating/switching 
delays, load transience, load unbalance etc. in a practical system, the need for active neutral 
potential control may arise even when sub-harmonic PWM modulation is used. Such control 
can¡be realized by superimposing a zero sequence DC component equally to the three phase 
references according to the neutral potential deviation direction as well as the system 
operation mode [63]-[64]. So that the net charge to the neutral potential during a third of the 
fundamental cycle is altered without affecting the line voltage. Note that such action of 
suppressing is a low frequency behavior. 
1.2.5. Other Operation Problems 
Cell coupling: The complex structure of the diode clamping multilevel inverter results 
in complex coupling among the commutating cell and the non-comrnutating cells through the 
parasitic inductances and capacitances. Refer to Fig. 1.3, when a negative current flowing 
through S2”, S2”, Dm and D4 to the neutral potential, the turn-off of S2' will then lead to the 
discharging of the parasitic capacitances of S3' and S4”, due to the demagnetization of 
parasitic inductance of the neutral bus. 
Indirect clamping of inner switches: Except for the two lateral switches, all the inner 
switches are not directly clamped. Refer to Fig. 1.3, for the switching cell of C2, S2 and S2”, it 
is S2 in series with D, rather than S2 directly that is clamped by D3 and D2 to the storage 
capacitor C2. Similarly, it is S2' in series with D4, Dm rather than S2' directly that is clamped 
by D2, D2 and DI2 to C2. Due to this indirect clamping, the discharged state will hold and
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unequal blocking voltage distribution will happen. An imier switch always sees higher voltage 
than the outer one and the center switches will be mostly stressed. 
The unequal voltage distribution is a structural shortcoming of the NPC inverter [18] 
[19] [65] and is common for the diode clamping family. The voltage difference between the 
neighboring switches is directly related to the clamping bus parasitic inductance and therefore 
can be minimized by introducing advanced manufacturing techniques [68]-[70]. 
Series connection of clamping díodes: As shown in Fig. 1.3 and Fig. 1.4 that appropriate 
number of fast diodes must be put in series in each clamping path to withstand the 
corresponding voltage stress. The diversity of the tum-on/tum-off characteristics and the stray 
capacitances of these fast diodes may cause dynamic voltage distribution problems. In the 
same sense, different blocking characteristics of these diodes may cause static voltage 
distribution problems. The use of grading resistance for static voltage sharing and snubbing 
capacitance for dynamic voltage sharing lead to lossy and voluminous solution. A new 
structure [3 7] free of this problem willbe discussed in Chapter 8 of this thesis. 
› Snubbing difficulty: Aside from the two lateral buses, all the inner clamping buses in a 
M-level system (M>3) carry currents that are bidirectionally controlled which causes 
difficulty in offering .polarized damping for tum-on.snubbing reactors. Non-polarized snubber 
is especially inefficient [66]. Solutions to this problem must be found before GTOs can be 
employed in this structure for any practical applications. 
1.3. Capacitor Clamping Multilevel Converter 
While the NPC inverter was proposed in the late '70's, the capacitor clamping. inverter 
was also introduced [38]. However, this technique had received little intemational attention 
until the introduction of the “ Imbricated Cells” A[39]. A five-level capacitor clamping inverter 
leg is shown here in Fig. 1.7. Similarly, this leg can be regarded as the quasi-series association 
of four switching cells: C4, S4 and S,,'; C3, S2 and Sƒ; C2, S2 and S2°; C1, S1 and S2”. Besides, 
switches S,, S2, S3 and S4 of the up-arm and switches S,”, S2”, S3” and S4' of the down-arm can 
be regarded in quasi-series association. By timing the switching sequence of the 
corresponding switches in different cells, a terminal output of five level is obtained.
J lcl 
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1.3.1 . Voltage Synthesizing ~ 
In a five level diode clamping inverter leg, switching action of one switching cell is 
dependent on the other cells and the eight switches give only five different switching states 
producing five level output. However, in a capacitor clamping inverter leg, suppose that each 
clamping voltage is stable, the operation of each switching cell is independent of the others. 
From the eight switches 16 different switching states are available producing the five level 
output. This redundancy can be witnessed from Table 1.2. - V 
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Fig. 1.7. Diagram of a capacitor clamping 5-level inverter leg consisting of 
(5-l)× 2 switches and (5-1) storage capacitors. 
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Fig. 1.8. Voltage synthesizing of the capacitor clamping five level 
'inverter under fundamental frequency modulation. ~
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In comparison with the diode clamping multilevel inverter where one state corresponds 
to one level, the multiple states for each level in capacitor clamping inverter allows 
performance optimization for the given criteria. 1.8 shows an illustrative voltage 
synthesizing under fundamental frequency modulation pattem. 
Table 1.2. Capacitor clamping five level converter switches combinations 
Output VAO Switches Combinations 
Sl S2 S3 SJ SI, S2, S3, S4, 
1/2 vdc 1 1 1 1 0 0 0 0 
1/4 v_,c 1 1 - 1 0 0 0 0 1 
1 1 0 1 
A 
0 0 1 0 
l O l l 0 l 0 0 
0 l l l I 0 0 0 
0 l l 0 0 0 0 I l 1`0100101 
l O 0 l 0 l l 0 
0 1 1 0 1 0 0 1 ' '01011l010 
0 0 l l l l 0 O
_ 
-1/4 v,,Ç 1 0 0 0 0 1 1 1 
0 l 0 0 l 0 l l 
0 0 l 0 I I 0 l 
0 0 O l l I l 0 
-1/2 vá. 0 0 0 0 1 1 1 1 
Vdc stands for the total DC link voltage. 
1.3.2. Modulation 
Steady state clamping voltage distribution: As shown in Fig. 1.7, when the load current 
during each switching cycle is supposed to be constant, the duty cycle for each cell must be 
set equal. Steady state voltage distribution across each capacitor is then guaranteed due to the 
zero average current flow through each capacitor during each switching cycle . 
Output voltage harmonics: For a leg with p cells, assuming an identical duty cycle 
applied to each cell, a set of gating signals phase shifted by 21:/p will produce an output 
voltage where the harmonics up to p times of the switching frequency are zero [7l].
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Clamping capacitor RMS current stress [72]: When duty cycle and phase shift are both 
defined, the instantaneous RMS stress is dependent on duty cycle and load power factor. 
Maximum RMS stress happens when only reactive power is processed. Phase shift can also be 
optimized for RMS current stress, rather than output voltage harmonics. 
'Mit 
te m...t 
Fig. 1.9. PWM modulation pattem for five level capacitor clamping leg. 
Sub-harmonic PWM modulatíon: Fig. 1.9 shows a typical sub-harmonic PWM 
modulation pattern where the phase shift has been optimized for output voltage harmonics. 
Four carriers phase shifted by 90 degrees are compared with a sinusoidal modulating 
reference producing the four gating signals for the four cells. When the modulating reference 
is higher than the carrier, the corresponding switch is turned on. . 
1.3.3. Dynamic Clamping Voltage Distribution 
Success of the capacitor clamping inverter depends largely on the stability of each 
clamping voltage, especially during dynamics. Unequal distribution of the clamping voltage 
causes output distortion, and will subject the Switches to destructive voltage stress. 
With the modulation pattem defined in Fig. 1.9, and when the load is not pure reactive, 
it has been verified that each clamping voltage will tend to converge at its nominal value no 
matter what are the initial conditions, as a result of the self-balancing mechanism inherent 
with the inverter [74]. ~
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1.4. Snubbing Techniques for Multilevel Inverters 
A snubber network serves such multifarious functions as to limit the device di/dt and 
dv/dt rates of change, to transfer the switching stress, to suppress the turn-on/tum-off spikes 
as well as to control the EMI, etc. For GTO, excessive voltage or current rates of change are 
not allowed by the device itself. When high capacity I_GBT is concerned, snubbed operation 
is still favored [99]. Enormous energy will otherwise be accumulated during hard switching, 
making device derating inevitable to avoid fatal junction temperature in operation [lO0]. 
1.4.1. Dissipative/Regenerative Snubbers for Two-Level Inverters 
Dissipative snubbers: Dissipative snubbers can be distinguished between conventional 
and low-loss snubbers as summarized below. One snubber differs the other in the ways of 
discharging the snubber capacitor or demagnetizing the snubber inductor [75]. 
0 Conventional snubber: The mostly used conventional snubber [76] [77] is shown in Fig. 
1.10(a). An additional clamping capacitor (2CS<Cc<5Cs) is installed for the tum-off 
circuitry sothat to simplify the low-inductance designing task. Snubber loss is high which 
is the major factor limiting the switching frequency. 
0 Low-loss asymmètrical snubber: Snubber loss can 'be reduced by about 60% by using 
only one snubbing capacitor, as shown in Fig. l.10(b) [78]-[80]. Snubbing of the down 
switch is achieved by a longer path including Ce, V6 and Cs, typically 5Cs<Cc<l0Cs. The 
large storage capacitor suppress the voltage spikes but also necessarily increases the path 
inductance. An option is to use distributed capacitors for Ce. With either a clamping 
capacitor or a storage capacitor in the network, the switching of one inverter leg can be 
influenced by the other due to the coupling introduced by common inductance. 
‹› Low-loss symmetrical snubber: The large clamping/storage capacitor as well as the resulted 
mutual coupling are absent in a symmetrical low-loss circuit, as shown in Fig. l.10(c) [81]- 
[83]. The price paid for the space savings is the less tightly controlled device voltage stress, 
typically 1.5 times instead of 1.2 times with the asymmetn`cal one.
_ 
The presence of the tum-on snubber in the discharging path of the tum-off snubber 
makes a small resistance reasonable for Rs, typically 0.39. Thus the actual snubbing 
capacitance is nearly doubled, depends on the impedance encountered in the current path
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to the remote capacitor. Typically 1.5 times is attainable in practice. This effect reduces 
the local capacitor to nearly half of the value needed for the device. As a result, the snubber 
loss is also nearly halved. 
Regenerative snubbers: Regenerative snubbers developed in the past can be broadly 
classified into passive recovery schemes and active recovery schemes as will be reviewed 
shortly below. 
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(a) conventional snubber (b) low-loss asymmctrical snubber (c) low-loss symmetrical snubber 
Fig. 1.10. Major dissipative snubbers for two-level inverter. 
Passive recovery schemes: Typical passive recovery schemes have been to replace the 
discharging resistors in the dissipative snubbers with a coupling transformer as have been 
proposed in [76] [84]. The principal problem with transformer recovery is the lower 
efficiency and low maximum GTO switching frequency due to the core reset time limit, 
which is dependent on the transformer turns ratio. To avoid saturation, core reset by 
introducing a proper resistor in series with the transformer in order to dissipate the energy 
associated with the magnetizing current, or in the other instance, by opening the 
freewheeling path with an active switch have been studied [85] [86]. 
Other schemes of this category are to replace the discharging resistors with storage 
capacitors which accumulate the snubber energy and will then be sent back to the load 
during the turn-off process, as was proposed in [87]. The additional current during tum-on 
together with the complexity of this circuit has been the major drawbacks of this scheme. 
Active recovery schemes: The general idea of a typical active recovery scheme is to replace 
the dissipative resistors in the dissipative snubbers with choppers which feed back the
l6 
recovered snubber energy to the DC link, as have been proposed in [88]-[89]. An example 
[88] is shown in Fig. 1.11, where C3, Lc and D, work as an inverting step up/dovvn chopper. 
A general trade-off exists in the designing among over voltage, over current of the devices 
and settling time of the snubber components as can be fotmd in any other snubbers. 
Experiment on a l.5MVA system proves that a open loop control of the chopper offers 
good dynamics. A regenerative snubber is also installed for the chopper [87]. Normally, 
three phases share the chopper(s). 
The power rating and in-turn the complexity of the chopper is actually proportional 
to the inverter switching frequency. It may therefore be appropriate to state that the success 
of chopper recovery is limited to low frequency operation.
_ 
Snubber energy recovery for GT Os in series: Series connection of GTOS are the state of 
the art technique for implementing large capacity utility inverters. The efficiency, however, 
is far lower than the conventional line comrnutated ones due to the snubber loss. Energy 
recovery becomes hence interesting. Collective [90] and individual [9] recovery schemes 
have been tested recently, and the latter one, as shown in Fig. 1.12, has been used in a 
300MW AC/DC converter [9]. Regenerative circuit is provided for each GTO, and the 
recovered energy is fed back through the series connected diode rectifiers to the DC link. 
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Fig. l.l l. Chopper recovery scheme for the Fig. 1.12. Method of snubber energy regeneration for 
asymmetrical low loss snubber. Db and Dc interface GTOs in series, which has been used in a 300MW 
the two other phases [88]. AC/DC converter [9]. 
1.4.2. Dissipative /Regenerative Snubbers for Multilevel Inverters - 
As far as the snubbing of multilevel inverters are concemed, the NPC inverter has 
received the most attention from industry and research community. The snubbing of the
17 
capacitor clamping inverter seems not a different issue but has not been reported yet. The 
following content reviews solely the existing work on NPC inverter. 
Dísszpative snubbers: The fact that an NPC inverter leg consists of two cells in series 
association simplifies the problem of snubber arrangement for it. 
0 Low-loss asymmetrical snubber: Fig. l.l3(a) shows a low-loss asymmetrical snubber for 
NPC inverter, which has been employed by_Siemens AG in a 3MVA GTO (2.5KV, 3KA) 
liquid cooled 300 Hz drive system [18][19]. The two low-loss snubbers work for CI, V1, V3 
cell and C2 ,V2, V4 cell respectively, in the same principle as in a two-level inverter. The 
prolonged snubbing paths for the two inner switches (Vlz, CS3, Vzz , Cs, for V3, Vw and CS2, 
V23, CS4, VB for V,5, V2) call for particular construction attention. - 
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Fig. 1.13. Different dissipative snubber arrangements for NPC inverter. 
0 Conventional snubbers: Fig. l.l3(b) shows an arrangement using conventional snubber for 
NPC inverter which has been used for traction converters in Europe [75]. The four tum-off 
snubbers directly mounted for each switch may give rise to serious coupling between the
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cells. Aside fromthe outer blocking device discharging when its neighboring inner device 
is tumed-off, the outer blocking device can further undergo a unnecessary voltage dip 
(associated loss) when the other outer device is turned-off. With the modified arrangement 
shown in Fig. 1.13(c ), the two cells are decoupled. 
° Symmetrical low-loss snubber: As shown in Fig. l.l3(d), the symmetrical low-loss snubber 
can also be applied to NPC inverter working in the same way as in the two-level case [91]. 
Note that two-device modules are no longer applicable due to the reactor position. 
Regenerative snubbers: Any dissipative snubbers that are used in NPC inverter can 
theoretically be modified into regenerative ones [92] [93]. A successful example has been 
reported recently [65] [94], by extending the idea in [89], as shown in Fig. 1.14. In this 
circuit, LS, serves as the tum-'on snubber for G, and G3 while LS4 for G2 and G4. For tum-off, 
CS3 and CS, for G, while CS2 and CS4 for G2. LS3 and Lú limit the tum on discharging of CS3 and 
CS2. The outstanding benefit of this snubber is the recharging paths establishedby CS2 and CS3 
for theouter switches tum-off snubbers CS4 and CS,. The problem of indirect clamping is thus 
mitigated. This circuit has been used in a IOMVA back-back GTO (6-inch 6KV/6KA) system 
for rolling mill drives by Mitsubishi Corp. of Japan. The whole 24 GTOs share the four 
choppers and the reported efficiency reaches 97%. 
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Fig. 1.14. A regenerative Snubber Circuit for NPC Inverter.
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1.4.3. Snubber Problems 
Snubbervloss: All dissipative snubbers reviewed above consist of energy storage 
components, which have to be discharged or demagnetized periodically. Snubber loss of an 
inverter leg is given by (l.1) [75]: 
1;={õ-Ê-cs-V¿%+%-Ls-(1%Q+1,Ê,)}.¿ (1.1) 
where 
CS: Tum-off snubber capacitance 
ITQ: Actual turn-off current 
In: Free-wheeling diode reverse recovery current 
Vdc: DC link voltage 
LS: Tum-on snubber inductance 
fc: Switching frequency 
6: Loss factor (c=3 for the conventional snubber and o'=l for the low loss snubbers) 
The snubber loss is square proportional to the current switched and the voltage blocked, 
and is proportional to the frequency operated. With a low-loss snubber, it may occupy 1%-T 
2% of the whole power installed for a 300-400 Hz system. In high power high performance 
applications, this large amount of heat transfer becomes highly objectionable resulting in low 
efficiency, limited frequency, and moreover, significant cooling and construction difficulties. 
Regenerative snubber allows for improvement in efficiency. However, frequency 
increase will necessarily be limited by the complexity of the recovery circuits. 
Voltage/current overshoots: Most snubbers, dissipative or regenerative, use a polarized 
series inductor for voltage transfer during turn-on, and a polarized parallel capacitor for 
current transfer during turn-off. The tum-on and turn-off snubbers are not independent of each 
other, instead, each is involved in the operation of the other. 
0 The energy accumulated in the series inductor during turn-on will be transferred to the 
parallel capacitor during turn-off in a damped resonance across the device causing voltage 
overshoot. 
0 The energy accumulated in the parallel capacitor during tum-off will be transferred to the 
series inductor during turn-on in another damped resonance through the device causing 
current overshoot.
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When inductor or capacitor with higher values are used for optimizing the switching 
loss, the voltage/current overshoots and also the snubber loss are amplified accordingly. The 
result of such overshoots is the derating of the switches, typically by 40%-60% in the nominal 
voltage and around 20% in the nominal current depending on the thermal condition. 
Turn-on and turn-off snubber interactions can be decoupled by a specific arrangement 
[95]-[96], as shown in Fig. l.l5. Obviously, the large electrolytic capacitors for voltage 
overshoot limiting lead to voluminous and expensive solution. 
. ti 
Vdc T 51 ii 
Fig. 1.15. Snubber circuit free of voltage/current overshoots across/through the main switches. 
Snubbing diode issues: The need for a snubbing diode in the turn-off snubber gives rise 
to the following problems [98]: 
° Forward recovery of the snubbing diode contributes to the first turn-off voltage spike 
during the rapid decreasing of the anode current, which is known as VDSP for GTO. 
° Additional construction inductance in the snubbing path due to the mounting of the 
snubbing diode causes another term to the first tum-off voltage spike. 
‹› Reverse recovery of the snubbing diode interacts with the parasitic inductance of the 
discharging resistor and causes a negative voltage spike (third tum-off voltage spike). 
‹› In the case of asymmetrical snubber, snubbing diodes in a non-commutating .leg can 
become pre-flooded when the common potential is lifted due to the common inductance 
voltage stress caused by a cornrnutating leg. The pre-flooded diodes will be subjected to 
very high stress if the switch is turned on at such moment [80].
' 
_ 
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T urn-on snubber loss: Tum-on snubber inductor in the power circuit is required by all 
snubbers, which causes considerable .steady state loss. 
Snubbíng complexíty for devices in series: Each device in a cascading string requires 
individual tum-off snubber [7], which is always oversized to assist equal voltage sharing. 
Energy recovery calls for circuitry of great complexity [9] [90]. ' - 
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Prolonged snubbing path in diode clamping multilevel inverter: All the switching 
arms, except for the up-arm of the up-most cell and the down-arm of the down-most cell, are 
normally composed of- several switches and several diodes in series for either the forward path 
or the freewheeling path. The internal inductances as well as the mounting inductances of 
these additional switches or diodes in the forward or freewheeling path will necessarily 
aggravate the voltage spike problem. - 
Prolonged snubbing path in capacitor clamping inverter: All the switching cells, 
except for the inner-most one, always involve a clamping capacitor in the snubbing path. 
Similarly, the internal inductance as well as the mounting inductance of this clamping 
capacitor will add to the voltage spike problem.
_ 
1.5. Conclusions 
0 When adequate capacity and performance of an installation can not be fulfilled with the use 
- of single device, associations of devices, conveiters and cells have been developed. The 
series association of cells has led to new topologies including the diode clamping 
multilevel inverter and the capacitor clamping multilevel inverter, both promise high 
voltage operation with reduced harmonics without necessitating heavy magnetics. 
0 Snubbed operation is needed for GTOS and is favored by high capacity IGBTs. The use of 
snubber leads to objectionable problems, which become more pronounced for multilevel 
inverters. Frequency-increase with regenerative snubber is limited by the complexity of the 
recovery circuitry. The pursuit for an advanced solution replacing snubbers in multilevel 
inveiters for high frequency operation constitutes the major objective of this thesis.
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~ Chapter 2. True-PWM-Pole Two-Level Inverter 
Abstract: This chapter reviews the state of the art of the soft switching inverter circuits 
for high power applications. The transformer connection True-PWM-Pole inverter is analyzed 
in details as an altemative for the Auxiliary-Resonant-Commutated-Pole-Inverter (ARCPI), 
results of which are verified with a 5kW half bridge prototype. Topology variations including 
auto-transformer and capacitor connection True-PWM-Poles are discussed. 
2.1. Soft Switching Inverter Circuits Review 
Switching process defines the operation condition of the device and holds essentially the 
most critical position in power electronics. The different switching types as well as the 
representative soft switching inverter circuits [101] [102] are reviewed briefly. 
2.1.1. Different Types of Switching ' . 
Besides hard switching which is characteristic of tum-off with full load current and 
turn-on under full voltage, other three types of switching are identified as follows [102]- 
[104]. Typical switching waveforms are illustrated in Fig. 2. 1. 
Inductive turn-on/capacitive turn-ofif' An inductor is in “series with the device to reduce 
the tum-on loss while a capacitor is in parallel with the device to reduce the tum-off loss. The 
savings in device losses are penalized by the troubles imposed by the trapped energy in the 
reactive elements. . 
Inductive turn-on/zero current turn-off' An inductor is in series with the device to 
reduce the tum-on loss while the tum-off occurs at zero current with zero loss by extemal 
circuit means. Tum-off voltage spike due to the rapid voltage transition from the inductor to 
the device after the device tum-off and the associated loss during the device reverse recovery 
are characteristic of this switching type. Series inductor in the main path as well as the charge 
dump of the parasitic capacitance during tum-on (Power FETS) reduce the efficiency. 
Capacitive turn-ofl/zero voltage turn-on: A capacitor is in parallel with the device to 
reduce the tum-off loss while the tum-on occurs at zero voltage by extemal circuit means. 
Tum-on current spike due to the rapid current transition from the capacitor to the anti-parallel
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diode as well as the associated loss-during diode forward recovery are characteristic of this 
switching type. Demagnetization of parasitic inductance during tum-off leads to voltage spike. 
Logically, a forth switching type characteristic of zero voltage turn-on and zero current 
turn-off should exist [105]. For the case of inverter it has not yet been investigated probably 
due to the greater complexity and less practical interests. 
voltage voltage voltage vglmge 
current ' current current current 
~ P P ~ P 
(a) Hard tum-on, hard (b) Inductive tum-on, (c) Inductive tum-on, (d) Capacitive tum-off, 
tum-off capacitive turn-off zero current tum-off zero voltage tum-on 
Fig. 2.1. Switching waveforms for different switching types. 
All snubbers are of the first switching type with Inductive turn-on/capacitive turn-ofl 
Among the two soft switching types, the second type of switching with inductive turn-on/zero 
current turn-ofl has been popularwith all the forced commutated thyristor circuits during the 
1960s and l970s [106]-[l08], it is called today Zero-Current-Switching (ZCS) for short. For 
gatezcontrolled devices, the third switching type with Capacitive turn-ofi'/zero voltage turn-on 
has "been extensively explored and has been abbreviated as Zero-Voltage-Switching (ZVS). 
Recent work [109] [110] have suggested the use of the second switching type for IGBTS due 
to the growth in the turn-off switching loss as the junction temperature increases. 
When zero voltage switching is concemed, aiding network may be configured on per- 
phase or per-inverter basis. Per-phase positioning yields the variant of the resonant pole 
inverter family, while per-inverter positioning yields the resonant link family. The resonant 
pole family generally has more elements but individual phase works autonomously. In 
comparison, the resonant link family suffers from severe coupling between phases. ~ 
2.1.2. Resonant DC Link Inverter Circuits 
Perhaps the most mature circuit of this family is the Actively-Clamped-Resonant-DC - 
Link-Inverter (ACRLI) [1l1], due to its low component count and high development status, as 
depicted in Fig. 2.2. However, the discrete nature of the resonant DC link requires that the 
low frequency output voltage has to be synthesized following a Discrete-Pulse Modulation
24 
(DPM) [112]. And a resonant link frequency that is four to six times as fast as the operating 
frequency of the PWM inverter is required to attain comparable load harmonics level or 
control bandwidth performance. DPM inverters need to compensate for the inferior resolution 
by imposing greater number of pulses onto the load. Presently available ACRLI inverters are 
rated in excess of 200 kVA with link frequency up to 70-l00kHz. For inverter ratings 
exceeding 300 kVA, the size, cost and cooling of the resonant inductor become limiting issues 
[113] [1 14]. Main device blocking voltage is clamped to about 1.3-1.5 times the DC voltage. 
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Fig. 2.2. Actively-clamped-resonant-DC-link-inverter (ACRLI). 
ACRLI in PWM operation was explored [ll5], but was not preferred [l16]. In the 
meanwhile, the considerable amount of PWM resonant DC link circuits [117]-[1l9], [146] 
etc. need yet to be examined further for high power applications. 
2.1.3. Resonant Pole Inverter Circuits 
The resonant pole family is generally realized by loading the inverter inductively at the 
switching frequency, regardless of the actual load current condition. A variety of circuits have 
been studied for this purpose during the past decade [120] [l2l]. Among which the Auxiliary 
-Resonant-Commutated-Pole-Inverter (ARCPI) [122], as shown in Fig. 2.3, has been deemed 
the most plausible in high power application area [123] [147], due to its small power auxiliary 
circuitry and full PWM capability. The phase plane of the resonance and the relevant 
waveforms for a switching cycle are shown in Fig. 2.4 'and Fig. 2.5 respectively. The control 
of the ARCPI consists of these two critical issues:
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Fig. 2.5. Relevant wavefonns of the ARCPI during a switching cycle. 
tmmp Control: For diode to switch commutation, before turning-off the triggered main 
switch, the corresponding auxiliary switch must be turned on in advance so that the auxiliary 
switch current is allowed to ramp up until the triggered main switch carries an adequate 
current valued-at I,,00S,. Such ramp stage guarantees that the pole voltage will swing to the rail 
level taking into account the uncertainties especially the losses in the resonance process [81] 
[124]. Without this stage, resonant capacitors can not be fully charged or discharged at the end 
of the resonance, and considerable loss will be caused if a switching action is imposed [125]. 
Consequently, to maintain always an adequate level of I,,00s,, the ramp time tmmp must be 
controlled to follow the load current. Precíse measurements of the load current as well as the
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resonant inductor current become therefore mandatory, which will increase the cost and 
reduce the reliabilíty [I26]. As the 1500” current is always small (5-I OA) and the resonant 
inductor current ramps up very fast, this control is hard to be implemented [I27]. Diode 
reverse recovery current will enhance the commutation but it can not be coimted on. 
Zero voltage switching is further affected by the DC center tap potential. Generally, in 
inverter applications including motor drives, the center tap potential is self regulating at 1/z Vdc 
due to the equalization of charge in and out of the respective phases as the direction of each 
phase current altemates between positive and negative. However, when low frequency high 
output current is supplied, significant drift is likely to happen during a sustained interval 
[128]. Hence tmmp must also be controlled to compensate for this drift. Zero voltage switching 
will be lost if Iboos, remains unchanged. 
tdead Control: As shown in Fig. 2.5, after turning-off the main switch, the opposite 
main switch must be turned on between instant A, where the resonant capacitor gets fully 
charged and the anti-parallel diode starts conducting, and instant B, where the resonant 
inductor current decreases to the load current level and the anti-parallel diode stops 
conducting, as expressed in (2.l). 
2 
acos[ V 
Ibama) 
]Stdead S 
2 
acos[ V 
Ibama) 
]+Ib0m,Í/i (2.1) 
“L” 
,/(ff +‹1z,.,..zz›>2 
~ 
Ú” 
,/‹-ff +<1zmzÃ››2 
df* 
where = _._.l_ is the resonant frequemry, Z = -ÊL is the resonance impedance. “'° 
t/20,4 ° \l2C, 
From (2.1), both intervals are not related to the load current and tm, can ideally be set to 
constant over the whole output period. However, the following uncertainties will be 
influential and the preset constant tm, can go outside the actual range of instants A and B. 
0 Variation of the parasitic resistance due to heating effects. 
° Variations of the input DC voltage as well as its center tap potential. i 
As a result, voltage status of each main switch must be supervised to secure more robust 
zero voltage switching without regard to any circuit parameter variations [128] [I29]. 
Mathematical analysis for the ARCPI is given in Appendix 2.1. '
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2.2. True-PWM-Pole Inverte_r Circuit and Operation 
With a view to reduce the control complexities of the ARCPI, a True-PWM-Pole 
inverter [130] using transformer comiection, as shown in Fig. 2.6, is studied as an altemative.` 
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Fig. 2.6. Transformer connection Tme-PWM-Pole Fig. 2.7. Phase plane diagram of the resonance 
` 
inverter scheme. V ' between L, and Cú during a switching cycle. 
Prior to discussion of the commutation process, the following conditions are assumed: 
0 Positive load current im is flowing and remains constant during the commutation. 
0 Transformer ratio is set to ensure sufficient energy for the pole voltage swinging to the 
rail level in the presence of commutation losses, as will be discussed in subsection 2.4. 
0 Construction parasitics, switching transience and transformer imperfections are neglected. 
0 Main switch turn-off and auxiliary switch turn-on happen at the same instant as decided by 
the PWM scheme, while the main switch tum-on happens until the detected voltage across 
the switch declining to zero. Conduction interval of the auxiliary switch is constant 
covering the maximum commutation duration as will be discussed in subsection 2.4. 
With reference to the phase plane diagram of the resonance shown in Fig. 2.7, the 
relevant coimnutation waveforms in Fig. 2.8, and the commutation step diagrams in Fig. 2.9, 
the commutation of the inverter leg during one switching cycle consists of the next steps:
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Step I (to-t 1): Circuit steady state. Freewheeling diode D2 carries the load current. 
Step 2 (t 1-tz): S2 is turned off and S22 is tumed on at t,, leading to conduction of Da2 and 
D,,2'. N2 sees a positive voltage of kV,,c which joins the DC link voltage Vdc enforcing current 
decreasing in D2 . ' ~ 
Step 3 (t 2-t 3): iurises to the load current level at t2 leading to blocking of D2. Resonance 
among L,, C,2 and C,, is initiated. C,2 is charged while C,, discharged. Recovery current of D2 
enhances the charging current and therefore facilitates the commutation process. 
Step 4f(t3-t4): vC,2 rises to V,,c at t3 leading to conduction of D,. Then S, is turned on at 
zero voltage. Rapid current transfer from C,2 and C,, to D, may cause oscillation. 
Step 5 (t4-t5): iu falls to load current at t,,. D, then stops conduction and S, starts 
canying current.
u 
Step 6 (t5-t7): iL, extinguishes at t5 allowing for tum-off of S22 at t6. Circuit reaches 
another steady state. S, carries load current.
I 
Step 7 (t7-tg): S, tumed off and Sa, is turned on at t7, which innitiates a resonance 
between L, and C,,, C,2. N2 sees a negative voltage of kV,,c after turn-on of Sa, and conduction 
of Da, and Da,”. C,, is charged and C,2 is discharged. 
Step 8 (tg-t9): vC,, rises to Vdc at tg leading to conduction of D2. Then S2 is tumed on at 
zero voltage. Rapid current transition from C,, and C,2 to D2 may cause oscillation due to 
stray/intemal inductances of the paths . 
Step 9 (t9-t 10): iu falls to zero at t9 allowing for turn-off of Sa, at t,,,. Circuit retums to 
the original steady state. D2 carries load current (same to Step I).
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In summary, for the True-PWM-Pole inverter circuit, the main switch works with zero 
voltage tum-on and capacitive tum-off, whereas the main freewheeling diode works with zero 
voltage turn-on and zero current turn-off. Superior to the conventional snubber, the capacitive 
tum-off loss of the main switch can be minimized by optimizing the resonant capacitor to this 
end. Meanwhile, depending on its forward recovery property, the snap-on of the main 
freewheeling diode does not introduce any considerable loss. 
Moreover, all the auxiliary devices work with zero current tum-off. And yet voltage is 
only reapplied after tum-on of the opposite auxiliary switch and no voltage spike can occur. 
By comparison, although the auxiliary devices in the ARCPI block half the DÇ link voltage, 
they suffer from tum-off spike which calls for the use of additional snubbers [13 1]. 
Besides, despite the bridge configuration, the tum-on of the auxiliary switch is actually 
snubbed by the resonant inductor since the opposite freewheeling diode carries no current 
beforehand and its reverse recovery is negligible. Transformer excitation is reset to zero after 
each cornmutation and no magnetic accumulation can happen. 
In particular, by designing the transformer ratio less than I/2, an auxiliary voltage 
source valued at (1-k) Vdc which is higher than Vdc/2 becomes available which delivers 
sufiícient energy for the resonant pole to swing to the rail voltage. T hus the “boost” stage 
and the associated control complexities with the ARCPI are no longer necessary in this case. 
The auxiliary switch can be "simply turned on at the same instant as the main switch is turned 
off Losses íncurredƒrom the extra turn-on/turn-ofi" actions of the switch are further avoided. 
2.3. True-PWM-Pole Inverter Commutation Analysis 
The following assumptions are made in the analysis: 
1 . L, . . ° esonance ang e equency mo U-Í=CÍ= resonance impe ancezb J; swr c mg cyc e R 1 fr = , d = _ , t h 1 
a› L 
T, quality factor Q=-oíi is infinite neglecting losses in the resonance process. 
‹› Unit current i= iZ0 /Vdc, unit voltage; = v/ Vdc, unit time Í = two . 
2.3.1. Total Cornmutation Duration 
For diode to switch (D2 to S,) commutation, the unit value of the total comrnutation 
duration t5¡=t5-t, is given by (2.2):
r 
wzw. 
--‹.›T‹".› 
›¿.z=;;‹. 
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Í] d k \/1-2/c Í; d a›0t51=(l%;5+(1r-acosm)+T+0¡% (2_2) 
For switch to diode (S, to D2) commutation, the unit value of the total duration t,,,=t9-t7 
is given by (2.3): ' . 
1-k [ 
' ` _ .à 
a›0t97 = 11- acos zk 2 -acos (2 
) 
2 
+ 1-2k+i¡0ad2 -l¡0ad (23) - 
+ÍlOad -Hiload 
Equations (2.2) and (2.3) are graphically shown in Fig. 2.10(a)(b). 
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Fig. 2.10. Variations of commutation durations ts, and tg, with load current and transformer ratio. 
Obviously, for diode to switch commutation, the total duration increases with the load 
current. On the contrary, for switch to diode commutation, the total duration will decrease 
with the load current. Both will increase with decreased transformer ratio. 
2.3.2. Auxiliary Switch Peak Current Stress 
For diode to switch (D2 to S,) commutation, the unit value of the auxiliaxy switch (Sú) 
peak current isapl can be represented by (2.4):
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U; =(Í.;+1-k) (2.4) 
For switch to diode (S, to D2) commutation, the unit value of the auxiliary switch (Sal) 
peak current isapz can be represented by (2.5): 
ISWZ =(J(l-k)2+z¡0ad -zload) (2.5) 
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Fig. 2.11. Variations of the auxiliary switch peak currents with load current and transformer ratio. 
(2.4) and (2.5) are represented in Fig. 2.1 1(a)(b). For diode to switch commutation, the 
peak current of the corresponding auxiliary switch increases with the load current. For switch 
to diode commutation, however, it will decrease with the load current. Both will increase 
with reduced transformer ratio. 
2.3.3. Auxiliary Switch RMS Current Stress 
The resonant inductor RMS current stress over switching period resulted from diode to 
switch commutation íbpmu can be expressed by (2.6):
I 
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Similarly, the resonant inductor RMS current resulted from switch to diode 
commutation iLm,ms is expressed by (2.7): 
'r 
_ í _2_ 
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The auxiliary switch RMS current during diode to switch commutation and 
aprms 
switch to diode commutation ¡ are equal to ,- and ,- respectively, which are Sanrms Lrprms Lrnrms 
shown in Fig. 2.12 (a)(b). The resonant inductor RMS current can then be described by (2.8): 
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Fig. 2.12. Auxiliary switch RMS currents related to the load current, transformer ratio and switching cycle. 
An auxiliary switch is subject to the diode to switch commutation current or the switch 
to diode cornmutation current altematively at the fundamental frequency in accordance with 
the load current direction. From Fig. 2.12, for diode to switch commutation, the auxiliary 
switch RMS current increases with the load current. Nevertheless, for switch to diode 
commutation, it will decrease with the load current. Both will increase with reduced 
transformer ratio or reduced switching cycle. 
2.4. True-PWM-Pole Inverter Designing 
2.4.1. Transformer Ratio k 
When losses in the resonance process (device conduction loss, resonant inductor loss 
and resonant capacitor loss etc.) are considered, the actual phase plane becomes compressed, 
as shown in Fig. 2.13. To guarantee that the pole voltage can still reach the rail level which 
ensures zero voltage switching in this case, the transformer ratio k should 'meet (2.9): 
V V 
Vdc(1-k)-f z-fã (2-9)
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Where Q="(;¿_r and R represents the equivalent resistance in the resonance loop. Equation (2.9) 
can be simplified to (2.l0): - 
~¬-., 
-1 ul" 
kSl___7.[.. 
M2 8Q (2.l0) 
When the transformer ratio is set less than 1/z according to (2.l0) taking into account the 
losses in the resonance process, zero voltage switching is then guaranteed Without any 
additional measurements or control complexities. Such extra freedom in transformer ratio is 
deemed the most distinguished feature the True-PWM-Pole offers over the ARCPI. 
2.4.2. Resonant Frequency co., 
The resonant frequency should be set by optimizing the RMS current stress of the 
auxiliary switch according to Fig. 2. l2(a) based on the switching frequency of the system. 
2.4.3. Resonant Capacitor C, and Resonant Inductor L,
_ 
The resonant capacitance should be optimized for the main switch turn-off loss [132]. 
Based on the resonant frequency and the resonant capacitance, the resonant inductance is then 
decided.
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2.4.4. Auxiliary Switch Gating Signal Width and Minimum PWM ON/OFF Time 
The minimum width of the auxiliary switch gating signal must be set above the 
maximum value of the commutation duration, as demonstrated in Fig. 2.l0(a). In the same 
sense, the inverter minimum PWM ON/OFF time (t,-t, in Fig. 2.8) should also be set above 
this value.
1 
2.4.5. Rating of the Auxiliary Switch 
Due to the zero current switching in the auxiliary circuitry and due also to the high 
switching frequency with respect to the thermal inertia of the device, the rating of the 
auxiliary switch should be chosen according to its RMS stress as illustrated in Fig. 2.12(a). 
However, auxiliary switch peak current illustrated in 2.1l(a) should not exceed the device 
peak output current rating, which is normally 25% higher than the device peak switching 
current in the case of IGBT. . . 
Aside from the transformer ratio that is attributed touensure zero voltage switching, 
designing of the resonant parameters is always a compromise among the many factors such as 
switching loss, device rating and duty cycle loss (DC voltage utilization) etc. Practical 
designing shouldbe oriented to serve the specific designing purpose where one particular 
requirement may outweigh the others. 
2.5. True-PWM-Pole Inverter Experimentation 
A proof-of-concept 5kW IGBT half bridge inverter, as shown in Fig. 2.14, has been 
built modulated with normal sub-harmonic sinusoidal PWM modulation. The specifications of 
the prototype are shown in Table 2.1. Designing results of the resonant and transfonner 
parameters according to sub-section 2.4 are shown in Table 2.2. 
Table 2.1. Prototype specifications 
DC input V,,c=420V Output voltage Vom, Modulation _ M=0. 78 
voltage _ =l06V index 
Output P0=5kW Load current I°_,,,,, Switching f,=6.5kHz 
pgwer =42.5A frequency
M ~ inductor on air core bobbin, 3. Current rate of change 20A/uS. 
37 
I Í I li L 
c D D S' D' CH I ul al :_ HKÊS ZS Ã °-| : 
Szz Dm 
' VN: 
+ _ 
Vdc .Nz L¡ A Lfú_ ‹› ~ _ g . , ~¬_- . *W cf *° .N| ' 
Sz Dz C¡z V Ro C2 
K} 
ED” 13°”, 
Sal Dsal 
c. u 1. 1 L
E 
Fig. 2.14. Diagram of the 5kW IGBT half bridge inverter. 
Table 2.2. Resonant and transformer designing results 
Resonant 1. Capacitance: C,=0.luF,V2. Type: low-loss polypropylene, 3. Estimated 
capacitor maximum tum-off loss 4W. 
Resonant I. Inductance: L,=l2uH, 2. Structure: 36 tums ISAWG copper wire wound
x 
Auxiliary 1. Transfonner ratio: k =0.4, 2. Structure: Two in parallel each made up of 
Transformer 60 tums Litz wire (7 strands 24AWG) in the primary and 24 tums Litz wire 
(15 strands 24AWG) in the secondary wound on E65/29 ferrite core, 3. 
Allowed equivalent resonant loop resistance around l.95Q. 
As a result of the above designing, the resultant maximum commutation duration is 
12.7uS according to Fig. 2.10(a). The maximum peak and RMS currents of the auxiliary 
switch are 89.5A and 21.5A respectively according to Fig. 2.1 1(a) and Fig. 2.12(a). Thus the 
auxiliary switch gating signal width is set at 14.4uS and the minimum/maximum PWM 
Widths are set at l6.8uS and 136.8uS respectively. Dead time of 2.4uS is inserted interlocking 
the two main switches. ' 
Two SEMIKRON IGBT modules (SKM50GBl23D, 1200V/SOA) are employed as the 
main and auxiliary switches, four ultra-fast HFA30TA60C (600V/30A) work as the auxiliary 
diodes. Two storage capacitors C, and C2 each rated at 350V/3300uF form the DC center tap. 
A low-pass filter (L¡=1.45mH, C,~=l2uF) is installed at the output. 
Besides, four SEMIKRON SKH10 intelligent driver are used for driving of the main 
and auxiliary IGBTS. Each driver is interfaced by an external zero voltage detecting circuit to
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the gate terminal of the IGBT module, which releases the gating signal when the detected 
voltage becomes zero. The details of which are described in Chapter 5. 
Fig. 2.15 shows the output load side voltage and filter inductor current waveforms. Fig. 
2.16 shows the ZVS comrnutation process of the main switch S, during switching cycle. 
Further in Fig. 2.17, the details of tum-on at i,oad=56A are shown. For a predicted dv/dt of 
111V/uS (averaged over tg-t3) and di/dt of 20A/uS, the experimental values are about 114V/uS 
and l8A/uS respectively. And in Fig. 2.18, the details of tum-off at i¡,m,=56A are shown. For a 
predicted dv/dt of 307V/uS (averaged over tz,-ts), the experimental value is about 277V/uS. 
The first voltage spike of about 120V appears due to the stray inductance in the turn-off 
snubbing path (prolonged loop for measurement objective). Fig. 2.19 shows the main switch 
turn-on at zero load cLu°rent. 
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Fig. 2.18. Experimental capacitive tum-off of the main switch (S1). 
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Fig. 2.19. Experimental commutation process of the main switch (S,) at zero load current
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Fig. 2.20 shows the commutation process of the auxiliary switch (Saz) at i,°ad=20A. For 
the predicated commutation duration of 7.2uS according to Fig. 2.l0(a), and the predicted 
peak current of 47.8A according to Fig. l.l l(a), the experimental values are 6.7uS and 40.5A 
respectively. The tum-on is inductive and no reverse recovery current from the opposite diode 
is seen. In the meanwhile, no tum-off voltage spike lis generated. The voltage protrusion 
afterwards occurs due to the dynamic charging/discharging of the floating middle potential of 
the auxiliary leg. 
Fig. 2.21 shows the commutation process of the auxiliary diode at the transformer 
primary side. The turn-off spike suggests the introduction of simple snubbing to the diodes in 
practice. 
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Fig. 2.20. Experimental inductive tum-on and zero current tum-off of the auxiliary switch (Saz). 
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Fig. 2.21. Experimental commutation process of the auxiliary diode (Dá).
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Fig. 2.22 shows the resonant inductor current in relation to the load current and the main 
.device voltage. Fig. 2.23 shows the details for switch to diode commutation at i,0ad=26A. For 
the predicted commutation duration of 2.25uS and the predicted peak current of 14.2A, the 
experimental values are about 2uS and l0A respectively. In the meantime, Fig. 2.24 shows 
the details for diode to switch commutation at i,0ad=l8A. The experimental commutation 
duration and peak current are about 6.2uS and 46A, which are in accordance with the 
predicted values of 7.3uS and 50.8A according to Fig. 10(a) and Fig. 11(a) respectively. 
VS2
í 
i 1 
Íload 
-¢-›-o-f--1-o-o-o- 
ÍLr
i 
_ íxoov/Div; 1oA/Div; lous/Div ¿ 
Fig. 2.22. Experimental relationship among the resonant inductor current, load current 
and main device voltage (S2). 
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Fig. 2.23. Resonant inductor current in relation to the load current and the main device voltage (S2) 
during switch to diode commutation (S,to D2).
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Fig. 2.24. Resonant inductor current in relation to the load current and the main device voltage (S2) 
during diode to switch commutation (D2 to S,). 
2.6. True-PWM-Pole Inverter Variations 
The fundamental idea of the True-PWM-Pole inverter is to introduce a bi-directional 
voltage source in the resonance path which joins the DC link voltage to establish the auxili a1'Y 
voltage supply for the resonance. Besides transformer, this bi-directional voltage source can 
also be formed by auto-transformer, or by capacitor as discussed below. 
2.6.1. Normal Auto-Transformer Connections 
Two auto-transformer connections [130] [133] [134] are shown in Fig. 2.25. 
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At the first glance, the auto-transformer connection offers attractive properties over its 
transformer connection counterpart. The current flowing through the auxiliary switch is now 
(1-k) times of that with the transformer connection, which allows for further reduction of the 
auxiliary switch rating. In the case of Fig. 2.25(b), the auto-transformer primary voltage 
rating as well as the secondary current rating are further nearly halved. 
Nevertheless, auto-transformer connection causes freewheeling current flow during 
steady state in the auxiliary circuitry, which results in considerable steady state loss in the 
auxiliary circuitry. Moreover, the auxiliary switches will operate with hard switching. 
Fig. 2.26 shows the relevant experimental wavefonns based on Fig. 2.25(a) when D, to 
S2 commutation happens. Due to the freewheeling current flowing through L,, N2 and Dm 
prior to the commutation (tl), the resonant inductor current does not return to zero after the 
commutation (tl). Instead, this residual current flows through L,, N2 and Saul, causing hard 
switching of the auxiliary switch Sa, (t3). 
Upon tum-off of S,,1,the opposite freewheeling diode Dm, starts conduction, which forces 
thecurrent decreasing in the resonant inductor. In the meanwhile, a voltage is reflected on the 
auto-transfonner primary side due to the current decreasing in the secondary side, which 
forces Daz into conduction carrying a increasing current. The two currents add to each other 
and;the resulted net flux changes at a rate which maintains the voltages on the both sides. 
The secondary current reverse direction at t4. Afterwards, when the summing current in 
Dm declines to zero (ts), both currents get equal and flow steadily through D,,2, N,, N2 and L, 
until the next switching action. The auto-transfonner flux can not be reset to zero. 
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Fig. 2.26. Experimental waveforms of the currents in the two windings and the auxiliary freewheeling 
diode (Dm) when auto-transformer is used in the True-PWM-Pole inverter (Refer to Fig. 2.25(a)).
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The current spike at tl indicates the reverse recovery of the freewheeling diode Dm. 
Similar phenomena have also been observed for the circuit of Fig. 2.25(b). As a result, 
auto-transformer may be used in the True-PWM-Pole inverter only after adequate measures 
are taken which prevent the flowing of the freewheeling current. 
2.6.2. Modified Auto-Transformer Connections 
From the above analysis, the freewheeling current is resulted from the residual current 
and each one becomes aggravated by the other. The residual current is primitively the auto- 
transformer magnetizing current. Such being the case, the following measures can be taken 
to eliminate the freewheeling current and the residual current flowing.
M 
l. By breaking up the freewheeling current path, which leads to the transformer 
connection True-PWM-Pole.
u 
2. By de-coupling the interaction between the freewheeling current and the residual 
current, which can be realized by making the auxiliary switch a unidirectional one. 
Based on the second measure, the four schemes shown in Fig. 2.27 are obtained. The 
resonant inductor current rating in the two schemes of Fig. 2.27(a)(b) is further halved. 
However, the equivalent resonant inductor and resonant capacitor are reduced. For the case of 
Fig. 2.27(a), the reduction coefficient is 1/(l+k), and for the case of Fig. 2.27(b), this 
coefficient is k/(l+k), which means that for a given dv/dt or di/dt, the required inductance and 
capacitance are increased. Moreover, the auto-transformer primary in Fig. 2.27(a) and the 
auto-transformer secondary in Fig. 2.27(b) now block the full DC voltage. The state 
equations for the commutation resonances of the two schemes are given in Appcndix 2.2. 
The idea of unidirectional auxiliary switch has been verified in a 5kW half bridge IGBT 
inverter prototype. The topology for experimentation is shown in Fig. 2.27(c), two series 
diodes used are APTl5D60K(600Vl5A). Other components are the same with the 
transformer connection True-PWM-Pole prototype (L,=l5uH, rather than 12uH). Fig. 2.28 
and Fig. 2.29 show the relevant waveforms when S2 carries current and is turned on and off.
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2.27. Topology variations of the modified auto-transformar connection True-PWM-Pole. 
Fig. 2.28. Relevant experimental waveforms when S, is tumed on carrying the load current.
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The relevant auxiliary switch commutation waveforms are shown in Fig. 2.30. 
Obviously, the auxiliary switch turns on and off at zero current. However, a reverse voltage 
spike appears across the series diode right after the resonant current is reset to zero. The 
reverse voltage spike is resulted from the interaction among the stray capacitances of the 
auxiliary devices and the resonant inductance, forced by the auto-transformer secondary 
voltage which does not reset instantly. The details of the reverse voltage spike is shown in 
Fig. 2.31. This spike. can be suppressed by a simple RCD snubber across the series diode. 
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Fig. 2.31. Experimental details of the reverse voltage spike resulted from 
the auxiliary switch Sa, tum-off during D, to S2 commutation. 
When the modified auto-transformer connection circuits are compared with the 
transformer connection circuit, the auxiliary switch current stress is nearly halved while an 
extra simple RCD snubber is needed for the series diode. Other benefits including the auto- 
transfonner voltage/current stress reduction or the resonant inductor current stress reduction 
are possible with its variations, which are also tested in the laboratory. 
2.6.39. Capacitor Connection 
Capacitor can be used in the place of the transformer or auto-transformer to attain a 
True-PWM-Pole inverter, as shown in Fig. 2.32. This circuit resembles the traditional series 
current commutation circuit [108], which has recently been considered for use in the boost 
converter with turn-off device [135]. 
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Fig. 2.32. New True-PWM-Pole inverter with capacitor replacing the 
transfonner or auto-transfonner.
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Control and operation sequence of this new pole inverter are all the same with the 
transformer cormection True-PWM-Pole. Fig. 2.33 (a)(b) show the experimental tum*-on and 
tum-off processes of S2 when the load current is carried .by S2 and D2 respectively. 
Similar to the transformer or auto-transformer connections where the secondary voltage 
altemates direction naturally after each commutation, the capacitor voltage in this case 
changes its direction after each commutation as a result of the charging/discharging by the 
resonant current. However, the capacitor voltage always adds to the DC link voltage forcing 
the resonance, rather than subtracts from, like the transformer connection, which leads to more 
than sufficient resonant current. In Fig. 2.34, the experimental capacitor (vc, ) voltage in 
relation to the load current under the given circuit parameters is illustrated. The key issue in 
designing of this inverter is to find the capacitance for C, which is a compromise among 
resonant current, capacitor (C,) voltage and commutation duration. Certain loss must be 
assumed in the resonant loop to avoid iterative capacitor voltage increment, as is the 
McMurray inverter [l07]. 
When this circuit is compared with the transformer connection True-PWM-Pole 
inverter, the troubles associated with magnetics (manufacturing labor, loss etc.) are avoided, 
at the expense of the fairly pronounced resonant current. Both ensure zero voltage switching 
in the main circuit and zero current switching in the auxiliary circuit without any extra 
measuring or controlling. 
Mathematical analysisof the commutation resonance is given in Appendix 2.3. 
“Q” 
..z.a.m-e~1¬l
i 
4 -> "¬" ^ ~v--,-.».z-Í” ~›zzz¬'v-. 
tz âõ 
4l-^f“'i_l-'-i'-l'-1-i- -4'-i~+-O--i'-1-i-Ó-*Í-O-l-l-' 
,_ 41 
¡LI` 
1.>.~ ~'\w-‹\-›.-ø.=\'~.~zf-zm.--_-.^~.-:. y -_ ^ ~ ~ _-¡ ^~×-^~.~=-›~‹›--1.-.^~:^-.1..‹‹›-«¿.^-.--'\-z» 
2-oi \\ g 
_..-»¬,-.¬~‹iw-“N---.,-âi. -----~‹¬-f-v-¬-w--/›- 
100V/Div; IOA/Div; 10uS/Div 
(a) commutation processes when S, carries current
3-V: 
I _
' 
1 1s2 
4_>._..._.. .....-._..~._.. z - .- z-...__-«._. 
É 
J. .¬._¿ __-_.__._‹ ~-._ 
-+-+-r-e--‹-o-H--›-1-ø-‹--+-‹-f-o--› -+-o-o-ê- -o-v-›-f--o-o-1-H 
1 _» ~»ú-mx _. ~~*^^.~v .~.»~^t -.~. .zz~ --.~.~~.~.-.~‹-«Í 
V _ 
iL¡- . 
_ X _ ~*W“MMrmwMwn /_,./=¬‹/-~¬-^~^~\\^-'-~/M/\ 2-‹› /
1 
Fig. 2.33. Experimental S2 commutation- processes when S2 or D2 carries current 
Q-‹› 
100V/Div; 10A/Div; 10uS/Div 
(b) commutation processes when D, carries current 
(Cs,=Cs2=0. luF, L,=7.5uH, C,=2uF) 
vzf ~ 
w»'^` 
` 
- ›--›` '~vv 
za: 
__,
_ 
zpíí 
__;_ 
,__-*_ í.
í 
---_ 
-1-_. 
-zí 
í_- 
-í
, 
,ii 
11 
ni-~ 
í.- 
.-ti 
1-í-. 
z-í 
.í 
-_:-_ 
¡í-ç 
llllp › 
wwwr 
I 
í 
50V/Div; l0A/Div; 2mS/Di\'f 
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2 7. Conclusions 
Resonant pole inverter solves the problems of the conventional snubber associated with 
snubber interaction, series inductor and snubbing diode etc. The auxiliary circuitry works 
with simultaneous zero current switching, which is a significant advantage over the 
regenerative snubber. - 
Transformer connection True-PWM-Pole inverter avoids the control complexities of the 
ARCPI, while zero voltage switching for the main switch and zero current switching for 
the auxiliary switch are always guaranteed. The auxiliary switch current stress is 
comparable to the ARCPI .circuit while its voltage stress is clamped to the DC rail voltage. 
Experimental results from a 5kW half bridge prototype agrees well with the analysis. . 
The normal True-PWM-Pole inverter suffers from such problems as freewheeling current 
and residual current in the auxiliary circuit, primitively due to the magnetizing current of 
the auto-transformer, which renders this scheme not practically applicable. Experimental 
results showing the problems of this structure are explained.
' 
The modified auto-transformer connection True-PWM-Pole inverter solves the above 
problems by introducing a diode in series with each auxiliary switch. The auxiliary switch 
current stress is halved in the modified auto-transformer connection True-PWM-Pole 
circuits. Further reduction of the auto-transforrner voltage/current rating or the resonant 
inductor current rating are possible with its variations. Also, experimental results from a 
5kW prototype verifies these solutions.
51 
Appendix 2.1. Mathematical analysis of the ARCPI 
Refer to Fig. 2.3, Fig. 2.4 and Fig. 2.5, the commutation duration, peak current stress 
and quasi-rms current stress (over switching cycle) can be mathematically analyzed. The base 
values used are: unit current Í: iZ0 / Vdc, unit voltage; = v/ Vdc , unit time Í = two . 
Throughout the analyses, the unit value of IMS, current is assumed to be 20%. 
l. Total commutation duration 
For diode to switch commutation, the total commutation duration is given by (2.lA): 
_' 
__ 2 iboost 
T'_ .í" 
Í¿¿¡¬ 
- GCOS 
1 2 
+4[l10ad +lb00s¡] (2.lA) 
tl Z + iboost
2 
.¿. For switch to diode cormnutation, the total commutation duration is given by (2.2A): 
- Í +í -í 
tsd = 2a cos~ + 4i¡,00s, (2.2A) 
. 
-í - 2 
tl 
+ llboost 'l' lload 1 
(2.lA) and (2.2A) are represented in Fig. 2.lA. 
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Fig. 2. lA. Total commutation durations versus load current for diode to 
switch commutation and switch to diode commutation.
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2. Auxiliary device peak current stress V 
For diode to switch commutation, the auxiliary switch peak current is given by (2.3A) 
:_~ f- fl t--2 
lsapl = lload + Z+lb00st (2-3A) 
For switch to diode commutation, the auxiliary switch peak current is given by (2.4A): 
_ _ [1 _ _ 
isap2 = _iload + Z + (íboost + iload)2 (2-4A) 
(2.3A) and (2.4A) are represented in Fig. 2.2A. 
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Fig. 2.2A. Auxiliary switch peak currents versus load current for 
diode to switch commutation and switch to diode commutation. 
3. Auxiliary switch RMS current stress 
For diode to switch commutation, the auxiliary switch RMS current is given by (2.5A)
Í 
F 2a coS__Ê?2~SÍ__ --2 
› 2 2(íload +iboost) 1 _ _ 
_-Hboost 
_ _' __1 
z~saP,ms z V? Ã 
Zfzâz +-É 
ó[ 
(zm, + šsinz +z'¿,,,0s, zømâf (2.5A) 
\'_¡
É
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For switch to diode commutation, the auxiliary switch RMS current is given by (2.6A): 
i__+z'__ 
2a cos boost load í _+ I +1 f 1 . . 2¡ 4 (boost Ioad)2 .í'“ 2b00s'1“2'1 .*"_1.° Tífí '" 
lsanrms = É I It dt + LTÍ I (lload _ šsmt "' (lload +lboost)c05Í)dÍ ' 0 O 
(2.6A) 
(2.5A) (2.6A) are represented in Fig. 2.3A. 
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Fig. 2.3A. Auxiliary switch RMS currents versus load current for 
diode to switch commutation and switch to diode commutation. 
Resonant inductor average current during one switching cycle can be similarly obtained. 
By comparison with Fig. 2.10, Fig. 2.11' and 2.12 regarding the True-PWM-Pole 
case, the ARCPI is almost equal to the True-PWM-Pole in terms of the commutation 
durations and the auxiliary switch current stresses.
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Appendix 2.2. State equations for the modified True-PWM-Pole schemes 
1. For the case of Fig. 2.27(a), the state equations for the resonance between L,, C,, and 
C,2 are given by (2.7A): 
Lr diLr = Vdc _v 
1+1‹ dz 1+k C” 
(2.7A) 
2Cr2 dvCr2 . IL 
T«Ê7z`_z1T` = 'L' _ 1+_k 
2. For the case of Fig. 2.27(b), the state equations for the resonance between L,, C,, and 
Cú are given by (2.8A):
H 
Ê_d'l__K¢1¿_vC2 _ I' 1+k dt 1+k 
(2.sA) 
21‹C,z dvcrz _. ku 
1+k dz "W 1+k 
From the above equations, the phase plane for each commutation resonance can be 
obtained which facilitates the mathematical analysis as well as further physical understanding.
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Appendix 2.3. Analysis of the commutation resonance in the capacitor comection inverter 
(diode to switch commutation) 
I. S2 turned ofland Sa 2 turned on, D2 current decreasíng until blocking
* V V _ 
z'L, = °?-s1n(w,r) (2.9A) 
I' 
vc, = V* ‹z‹›s(w,z) (2.1oA) 
1 [L .. . . . where co, = É , Z, = É and V is the initial voltage of C,. 
2. Commutation resonance, C S 2 charged and C S 1 discharged 
_ 
C V _V** _ C 
z L, = IL á¿‹z‹›s(w,'z) +-°Ísm(w'z) +1L É: (2.11A) 
,,,, C C2 c +c 
vcs z (V0 -V )F”c‹›s(zz›,'f)-1LZ%-z,'sin(w,'f)-1L%f+V** (2.12A) 
sv Í' S s 
C C C 
' 
_ 
' 
C ,, C 
vc, = (V0-V**)É‹z0s(zz›, z‹)-1,¿%3-sz, sm(w, :)+1Lä¿”:sz+V**+(I/O -V HF: 
(2.13A) 
C C l L . where Cs = Cs¡ //CS2, Cp = Ê, a›,'= Tí, Z,'= lá , and IL is the load current, 
V" is the initial voltage of C,. 
V 
3. Lrƒully demagnetized, Cr charged 
V*** 
=o=** _ 
iL, = I cos(a›,t) - Ts1n(co,t) (2.l4A) 
Í' 
*=|‹=|= 
i 
*=|==o‹ 
vc, = V cos(a›,t) + I Z, sin(a),t) (2.l5A) 
where V*** is the initial voltage of C, and I*** is the initial current of L,. 
Commutation from switch.to diode can be analogously analyzed.
só
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Chapter 3. Operation of the Three Level Capacitor 
Clamping Inverter 
Abstract: This chapter deals with the major operation problems of the three level 
capacitor clamping inverter, including clamping voltage stability, clamping capacitor stress, 
and output spectmm etc. Experimental results from a half bridge inverter verify the analysis. 
3.1. Basic Operation Problems 
A half bridge three level capacitor clamping inverter, as shown in Fig. 3.1, consists of 
two two-level switching cells, namely, C¡, C2, S1, S4 (cell 1) and Cm, Sz, S3 (cell 2), which can 
be treated separately in the modulation point of view. When the two cells share a given 
switching frequency, the control signal of one cell can be distinguished from the other by the 
duty cycle and the phase shift relationships, which will decide the next aspects of operation: 
0 Clamping voltage steady state stability. 
0 Output voltage spectrum. 
0 Clamping capacitor stress. 
0 Clamping voltage dynamic stability.
n 
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Fig. 3.1. Configuration of a half bridge three level capacitor clamping inverter. 
3.2. Clamping Voltage Steady State Stability 
Referring to Fig. 3.1, steady state stability of the clamping voltage is decided by the 
cturent flowing through the clamping capacitor. Stability will be guaranteed as far as this 
current can be averaged to zero during each switching cycle. When the load current is
' 
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supposed to be constant during a switching cycle, the average current flowing through the 
clamping capacitor during that switching cycle will be given by (3.1): 
ícm : (dl _ d2) . ilnad 
where d¡ and dz are the instantaneous duty cycle of cell 1 and cell 2 respectively. Obviously, 
i¢m=0 or d ,=d,=d will ensure the steady state stability during the local switching cycle. 
3.3. Output Voltage Spectrum 
It has been concluded that a set of control signals phase shifted by 21t/ p (p is the 
number of cells) will produce an output voltage where the harmonics up to p times of the 
switching frequency are zero [74]. In a two cell°s case, when vem is supposed to be equal to 
:›i 
VdÍÍ/2, the output voltage is given by (3.2): 
_ Vdc _ Vdc Vdc Vdc 2 VAO -VS3 +Vs4 u-T--SW2'T+SW1'T-*Ê (3' ) 
where SW; and SW2 are the switching functions of cell l and cell 2. When SW; or SW2=l, 
the down switch (S4 or S3) is in blocking state. 
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Fig. 3.2. Sub-harmonic PWM modulation pattem of the main circuit and the associated waveforms.
58 
Control signals fulfilling the conditions of equal duty cycle and 'rt phase shift can be 
generated by intersecting a sinusoidal modulating reference with two 1: phase shifted bipolar 
triangle caniers, as shown in Fig. 3.2. Assmning that the modulating reference starts from the 
coordinate zero, the two natural sampling PWM series SW¡ and SW; can be expressed in 
Fourier form as given by (3.3) and (3.4) respectively [l36][l37]: 
mM/r 
00 -"-' _ m+l2J 2 
sw =l+£sin(ú› t)+ 2 (-1) 2 02-sin(mú› t-Í) 
1 2 2 '” m=135... "W C 2 
mM7r 
,N Nnz M (33) -í--sin(;)cos[(ma› t+na› I)-mn] mz =:2,:4,.. ”'” 2 C m ~+ J-*M8 w :uz S [Vl 
mM7r 
10° 2Jn 2 ,M “--ícos(-.-)sín[(ma› t+nm t~)-mfr] 
m = = ¢1,¬:3,.. mf” 2 C '"
+ NP/18 
:À '=
M 
mM/r 
+1 """' lM'‹ 
1) Ê ‹1›m22J°2 °‹ f "› sw =-+-- nm - - -í--smma) -- 2 2 2 sl '" m=1,3,5... mff ° 2 
mM7z' 
¬:‹×> 2J 2 - -"-_sin(flí-€)cos[(ma›ct+na›mt)-mrr] 
= .n=¬¿2,¢4,.. "W 25 «zjms Ê»
M 
3.4 
mM7r 
y 
( ) 
Í°° 2-Í" 2 mn' ' 
+1 Í3 T cos(T)sin[(mwct + nwmt) - mør] = n=._ , ,..+ š .NM8 V-À M 
where M is the modulation index, (om is the sinusoidal modulating reference frequency, co C is 
Mn (L) 
the triangle carrier frequency, and J n 2 is the Bessel function of the first kind and n order 
of argument LI*/Íl'_. Substitution from (3.4) and (3.3) in (3.2), the output voltage of the half 
' 2 
bridge three level capacitor clamping inverter is given by (3.5): 
mMn' 
“ M w iw 2_1 2 W, 
. n _ 
VAO = Vdc -í sm(a›mt) + Vdç m=š4," nzišâw 
----mn cos(T)s1n[(ma›ct + nwmt) - mn] (35)
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From (3.5), the following conclusions are obtained regarding the output spectrum under 
'rc phase shifting condition: 
0 The tríangle carrier fiequency components 'together with its cross modulation harmonics 
are canceled. 
0 Among the cross modulation harmonícsfamílíes, m=I, 3, 5.. families are canceled. 
0 No even harmonics exist in the spectrum. 
3.4. Clamping Capacitor Stress 
' When control signals for the two cells are with equal duty cycle and are 1: phase shifted, 
the RMS current stress through the clamping capacitor will be dependent on the load current 
together with the duty cycle of the local switching cycle, which is given by (3.6) and (3.7): 
z¿,,',_,,,,,(f› = z',,,,,d‹z›\/2p‹1-‹f‹z›› ; when â>o.5 (3.ó) 
z'c,,,_,,,,s‹z› 
= ›',,,¿,,,,‹f›«/2‹1‹z›; when â<o.s (3.7) 
where icm_¡.mS(t) is the quasi-instantaneous RMS current stress through the clamping capacitor 
which is solved over switching cycle, and d(t) is the duty cycle of the two cells. Moreover: 
dm = lif%W (3.s) 
So that substitution for (3.6) and (3.7) yields (3.9): 
icmƒmsm = iload(t)V 1 _ 'mod (UI (3 9) 
Eq. (3.9) is represented in Fig. 3.3. From which, the following conclusions are drawn as 
regards the clamping capacitor stress: » 
0 The maximum RMS current equals the peak load current. 
0 Maximum RMS current occurs when pure reactive power is transferred.
_ 
Similarly, the voltage ripple across the clamping capacitor is obtained in (3.l0):
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Tfzmzd ff) (1-Im‹›d ‹f›|› (3-10) 
C 2m 
Avcm (t) = 
where Avcm(t) is the voltage ripple amplitude. 
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Fig. 3.3. Clamping capacitor current stress related to load current and load power factor. 
¡,md(¡) = 1,,sin(wmr), mod(t) = Msin(w,,,t + 9) , C0m=2TC×Õ0- 
3.5. Clamping Voltage Dynamic Stability 
Dynamic stability refers to the ability of the clamping voltage to retum to its nominal 
value after a perturbation with no specific control over it, i.e., the self-balancing ability. 
3.5.1. Self-Balancing under Ideal Condition 
Assume that for some reason, expected or unexpected, typically during the start-up 
process, the clamping voltage arrives at a value other than Vdc/2, then the output voltage can 
be expressed by (3.1 1): 4 
V, V, 
VAO :sw2vcn1+swi(_š__vcm)_% 
which can be rearranged as (3.l2):
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VC VC = %‹~‹»1 Hwz -1›+‹S»1 -~‹wz›‹% mz) 
The second part of (3.12) represents the output voltage response to the clamping voltage 
variation. Substitution from (3.3) and (4.4) in (3.12), the output voltage variation is given by 
(3. 1 3): - 
1 
mMfr 
WH' fi 
v = ---v - iísm ma) -- A ‹Vd° ›{ É ‹ 1›74"° 2 '‹ z ”› A” 2 °"' m=1,3,5... mff C 2
M Q (313) :oo 4.1" 2 m,, 
= n=i2,i4," -W s1n(-2-) cos[(ma›ct + nwmt) - m1r]}+ s fims 'M M 
Assume a load impedance of zj¿9j at the harmonic frequency of j, the corresponding 
load current variation can be written by (3. 14): 
1 
mM/z' 
+ __ 
_ Vdc _ ‹×> ¿"~2-410 2 1 _ zz 
Azload = (-2- - v m){ É (-1) -í-sm(ma›ct - É - âmwc) 
co 
C _ m=1,3,5... mfi zm
C 
-"lg-4-'í ~ (3.14) - 4-7,, 1 
_ 
mir
9 sm( 2 )cos[(maJct + nwmt) - mn - mwc_¡_nwm ]}
p
+
5 
ÇM8 
'M E li; 
1¬â“§ mfi Z = = + mwc nwm 
When this load current variation is reflected back to the clamping capacitor, the 
resultant charging current variation will be given by (3.l5): . _
_ 
Aim = Aim, (sw¡ - swz) (3 . 1 5) 
Substitution from (3.3) (3.4) and (3.14) in (3.'l5), the result of which will be a 
substantially complicated expression and may not allow for any physical insight. However, 
when the clampingvoltage balancing is particularly concemed, only the DC component in 
Aicm is of interest and this fact simplifies the task. The DC component in the charging 
current variation can finally be written by (3.16):
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. 
Vdc 
AlClVLdL' = -vem (3- 
where: 
mM1r 
m+l
5 ÍÇÂM8 Y' 
__” 2
1 G=5 = {[‹-1) 2 %12ícos‹0mwc›}
C 
mM” (317)
â ¡;Ms Y' 
Í; 4-Ín 2 mfr 2 l _ ' 0 + 2 = n=fl,i4,"{[ mn, Sm( 2 )l zmwcfluom 
°°5( ma›c+na›m )} 
This DC charging current can be related to the clamping voltage variation by (3.18): 
Vdc _ dvcm (7 ' WG _ °`m 'az' (3-18) 
The clamping voltage dynamics is given in the end by (3. 19): 
__1_, 
Cm 
Vc Vc
_
um = -5'-+mm‹°›-%1@ G (119) 
where vem (0) denotes the initial value of the clamping voltage, Cm is the capacitance of the 
clamping capacitor and Cm/G is the time constant for the first order dynamics. 
The self-balancing mechanism analyzed above is illustrated in Fig. 3.4. For a given 
perturbation Avcm, the output voltage will vary correspondingly (AvA0) which results in load 
current variation Aimd. The resulted charging/discharging current variation Aicm for the 
clamping capacitor will give rise to voltage component AAvcm, which tends to cancel the 
original perturbation and the clamping voltage is finally maintained at its nominal value. 
The foregoing discussion supports the next conclusions with regard to the self-balancing 
ability under ideal condition:
63 
AV0”. Al/cm 
=0 ' ~ 
+ sw] _sw2 
Al/ao âí minar] sw! _;sw2 mem CL J'Al.cm AAVcm 1' 1 l I M l + Ma.. 
' + 
AVC!!! 
Fig. 3.4. Self-balancing mechanism of the three level capacitor clamping inverter. 
.I Clamping voltage drift leads to components of odd multiples of the triangle carrier 
frequency and their cross-modulation harmonics at the output, according to (3.I3), which 
essentially determines the self-balancíng ability. 
0 Clamping voltage dynamic stability depends' on the sign of constant G expressed by (3. I 7). 
G will always be positive if 0 ¢ in/ 2, i.e., non-pure-inductive/capacitive load will 
. ensure the clamping voltage stability, regardless of its initial conditions. This is satisfied 
with normal inverter load. V 
0 Clamping voltage response exhibits typical one order performance. The duration of the 
dynamics is dependent onthe time constant -(Cm/G) of this dynamics, which is further 
decided by: clamping capacitance, modulation index and load properties. 
3.5.2. Self-Balancing under Non-ideal Condition 
Practical circuit contains various non-ideal conditions [138] which potentially lead to 
asymmetrical operation of the two cells and the clamping voltage may drift as a result. 
Among them, deviation from ideal trigger timing deserves the most treatment. 
In an extreme case, duty cycle of one switching cell is always higher than the other for 
one load current direction, and is always lower for the other direction. Both tend to over- 
charge (discharge) the clamping capacitor. However, while the clamping capacitor being 
over-charged (discharged), a discharging (charging) current arises simultaneously due to the 
self-balancíng mechanism counteracting the current of the first case. Dependent on the extent 
of the asymmetry, there exists a new operation point other than the nominal value at which 
the net current flow to the clamping capacitor is averaged to zero during each switching 
cycle. This conclusion is verified by PSPICE simulation, the results of which are shown in 
Fig. 3.5(a)(b). 
For this simulation, the half bridge three level capacitor clamping inverter is modulated 
by sub-harmonic PWM pattem, as shown in Fig. 3.2. Parameters/specifications are shown in 
Table 3.1. Duty cycle difference for the case of Fig. 3.5(a) is 0.01 (-0.01) and for the case of
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Fig. 3.5(b) is -0.01 (0.01). The clamping voltage is balanced at 560V and 240V respectively 
after the first order dynamics. PSPICE program for this simulation is listed in Appendix 3.1. 
Table 3.1. Circuit parameters/specifications for simulation of self-balancing under non-ideal condition 
Input Vdc=800V Output L¡=0.lmH Modulation M=0.8 Load R0=1Q 
voltage Filter C,=4uF index resistance 
Clamping C,,,=680uF Operating fC=l0kI~Iz Fundamental fm=60I-Iz Initial clamping Vcm(0)=4()() 
capacitance frequency Frequency voltage V 
Besides the extreme case discussed above, dead time causes no clamping voltage drift 
because it is symmetrical for the two cells. Dead time effect for one cell is canceled by the 
same effect for the other cell during the switching cycle. 
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Fig. 3.5. Clamping voltage self-balancing under non-ideal operation conditions.
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3.5.3. Self-Balancing in Three Phase System 
For a three phase system, as shown in Fig. 3.6, generally the same procedure in sub- 
section 3.5.1 can be followed. For any initial deviations Avzmz,cm1›,zmz of the three clamping 
voltages, the corresponding load current variation in each individual phase must be solved 
which is then refiected back to each clamping capacitor detennining its charging/discharging 
current variation. For this purpose, the corresponding voltage variation between the two 
neutral points O and O” is of the principal importance.
_ 
When three sinusoidal modulating waves with 21:/3 mutual phase shift are applied for 
the three phases intersecting the same carrier wave, the resulted switching functions can be 
expressed by (3.20): 
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Fig. 3.6. Three phase three level capacitor clamping inverter system. 
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_ fr (sw,-sw,)u_h_L,= 7(-I) 2 JO 2 sm(ma›ct-3) m = f" ' (320) 
i oo 
É 4 
¶sín(";l)cos[( mcoct + ncomt) - nçou_,,_C] m = = É ,i 
where ‹pa,¡,,¢=0, -21:/3, 21:/3 for phase A, B and C. From (3.20) and (3.12), voltage variation 
between each phase terminal and the DC link neutral potential is given by (3.2l): s
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AVAO BO,CO = _ SW2 )a,b,c Avcmmcmb cmc 
Afterwards voltage variation between the two neutral points is expressed by (3.22): 
Av,.,, = %(Av,0 + Avg, + Avco) (3-22) 
From (3.2l) and (3.22), load voltage variation of each individual phase can be obtained 
and the same procedure in sub-section 3.5.1 can then be followed for the reflected 
charging/discharging current variation of each clamping capacitor. This procedure is not 
detailed here and only the conclusions are given as following: 
I. When clamping voltages in three phases are not equal (say, perturbation of clamping 
voltage in one phase during normal operation), the odd multiples of the triangular carrier 
frequency and their cross modulation harmonics enforce the self-balancing, which is 
similar to the half bridge case. The three clamping voltages willfirstly get equal and then 
move to the nominal value synchronously.
4 
2. When clamping voltages in three phases are equal (say, start up process), the cross 
modulation harmonics of the odd multiples of the triangular carrier frequency (odd 
multiples of the triangular carrierƒrequency are canceled) enforce the self-balancing. The 
three clamping voltages move to the nominal value directly and synchronously. 
3.6. Experimental Verification 
Basic experimental verification of the self-balancing ability is conducted on a small 
scale prototype. Refer to Fig. 3.1, the prototype parameters and specifications are given in 
Table 3.2, and the results are shown in Fig. 3.7. For Fig. 3.7(a) (b), the DC supply is opened 
and the clamping voltage is monitored. For Fig. 3.7(c) (d), the DC supply is closed andthe 
clamping voltage is monitored. F 
Table 3.2. Prototype parameters/specifications for experimental verification of the self-balancing 
Input Vdc=200V Output Filter L,-=l .45mH Modulation M=0.62 
_ voltage C¡= 1 2uF index 
_ 
Clamping Cm=l650uF Operating f¢=6.5kHz Fundamental fm=50Hz 
capacitance frequency frequency
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From the experimental results shown in Fig. 3.7, in both cases, the clamping voltage 
responds to the DC supply voltage change with first order characteristic and no resonance or 
overshoot is caused. However, longer time is taken to reach steady state when the load is 
lighter for either step-down or step-up, which means that the time constant of the dynamics 
runs inversely proportional to the load resistance. This result is in line with (3.19). 
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Fig. 3.7. Basic experimental verification of the self-balancing ability 
of the half bridge three level capacitor clamping inverter. 
3.7. Conclusions 
0 Gating relationship of the two cells is associated with the clamping voltage stability, 
clamping capacitor stress and the output Spectrum etc. While equal duty cycle is required 
for steady state stability, phase shift implies a compromise between clamping capacitor
stress and output Spectrum. With 1: phase shift, the output spectrum is optimal and 
maximum RMS current of the load current value happens when the load is pure reactive. 
Clamping voltage is self-balancing under the given gating pattern with non-pure reactive 
load. Time constant of the first order dynamics is dependent on clamping capacitance, 
modulation index and the load properties. 
Dependent on the extent of non-ideals, typically resulted gating or switching mismatches, 
clamping voltage is balanced to a new operation point other than the nominal value, due to 
the self-balancing mechanism counteracting such non-ideals.
Appendix 3.1. PSPICE program for simulation under non-ideal situation 
*Self-balancing under non-ideal situation 
* pulse pattem generation 
v1 10 pulse (-10 10 .lu 50u 50u .lu 100u) 
e2 2 0 value {-v(l)} 
vmod 5 O sin(0 8 60 0 0 0) 
vdri 42 0 pulse (0.2 -0.2 8.34m 0.1u 0.lu 8.34m l6.8m) * duty cycle difference 
esul 6 0 table {v(1)-v(5)+v(42)} (-le-2,10)(1ei-2,0) 
esdl 10 0 table {v(6,0)} (2,l0) (3,0) 
esu2 7 0 table {v(2,5)} (-le-2,10) (le-2,0) 
es_d2 ll 0 table {v(7,0)} (2,10)(3,0) 
*main circuit ` 
su3 16 24 6 O sswitch 
ds3 24 17 dmod 
du3 17 16 dmod 
su4 17 25 7 0 sswitch 
dsu4 25 18 dmod 
du4 18 17 dmod 
sdl 18 26 11 0 sswitch 
dsdl 26 19 dmod 
ddl 1918 dmod 
sd2 19 27 10 0 sswitch 
dsd2 27 20 dmod 
dd2 20 19 dmod 
*device model . 
.model sswitch vswitch(ron=0.01 roff=1e6 von=4 voff=2) 
.model dmod d(is=2e-15 bv=1500 tt=0 cjo=lp) 
*DC link supply 
vc2 16 40 400 
vc22 40 20 400 
*flying capacitance 
c3 17 19 680u ic=400 
*load and filter 
lload 18 41 0.lmH 
rload 41 40 1 
cload 41 40 4uF 
.tran l0u 600m 0 l0u uic 
.options vntol=l0m abstol=10m reltol=0.1 itl5=0 
.probe i(lload) i(c3)'v(17,19) 
.end 1
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Chapter 4. True-PWM-Pole Three Level Capacitor 
Clamping Inverter 
Abstract: This chapter proposes a transformer connection True-PWM-Pole three level 
capacitor clamping inverter. Besides the detailed description of the circuit configuration and 
operation, the specific features of this configuration are highlighted. Several topology 
variations for multilevel case are illustrated shortly in the end. 
4.1. Circuit Configuration 
The proposed circuit is shown in Fig. 4.1. It consists of a main half bridge three level 
capacitor clamping inverter circuit and two auxiliary branches. The first auxiliary branch (SM, 
SM) assists the commutation of the first switching» cell (S,, S4) and fonns the first pole; 
whereas the second auxiliary branch (S32, Sá) assists the commutation of the second switching 
cell (S2, S3) and forms the second pole. The two poles can be regarded independent from each 
other so far as the clamping capacitor voltage is maintained at Vdc/2.
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Fig. 4.1. The proposed True-PWM-Pole three level capacitor clamping inverter.
. mm 
,,¡;.,... _ . 
_ 
.,_, 
_,,,,,,,... ,,..-¬,._ 
Q, . zz 
=é›‹‹»,, ~
\ 
N- «vc .¬ 
-z ¬. 
¬*~ .- 
71 
4.2. Circuit Operation 
Prior to discussion of the commutation process, the following conditions are assumed: 
0 Positive load current im is flowing and remains constant during the cornmutation. ~ 
0 Capacitors C, and C2 are treated as voltage sources during the commutation. Clamping 
capacitor voltage is stabilized at Vdc/2. 
0 Transfonner ratios are set to ensure sufficient energy for the pole voltage to swing to the 
rail level in the presence of commutation losses, as discussed in Chapter 2. 
0 Circuit parasitics, device switching transients and transformer imperfections are neglected. 
0 Main switch tum-off and auxiliary switch turn-on happen at the same instant decided from 
the modulation scheme discussed in Chapter 3, while the main switch tum-on happens 
until the detected voltage across the switch declining to zero. Conduction intewal of the 
,mauxiliary switch is universally constant covering the maximum commutation duration as 
.gdiscussed in Chapter 2. 
Refer to the theoretical waveforms for the entire switching cycle shown in Fig. 4.2, and 
the commutation step diagrams for the first - sampling cycle shown in Fig. 4.3, the 
commutation of the half bridge inverter during the first sampling 'cycle consists of the next 
steps: _ 
Step I (to-t1): Circuit steady state. D4 and S, carry load current discharging the 
clamping capacitor Cm. Output Voltage V A0=0. 
Step 2 (t 1-tz): S2 turned off and Sa, tLu°ned on at tl, which starts a resonance between Lú, 
and Cú, C,3. N, sees a voltage of kV,,c/2 after tum-on of S,2 and conduction of D,2 and D,2°. 
Cú is charged and Cú is discharged.
_ 
Step 3 (t 2-t 3) : vw rises to Vdc/2 at tz leading to conduction of D3. Then S3 is tumed on at 
zero voltage. Snap on of D3 may cause oscillation due to its forward recovery as well as 
stray/internal inductances of the paths. 
Step 4 (t3-t5): iL,23 falls to zero at t, allowing for tLn'n-off of S,2 at t4. Circuit reaches 
another steady state. D4 and D, carry load current. Clamping capacitor Cm is floating. And 
output voltage V A0=-Vdc/2. 
` Step 5 (t5-t6): S4 is turned off and S,4 is tumed on at ts, leading to conduction of Da, 
and DM”. Nz” sees a voltage of kVdc/2 which joins Vdc/2 enforcing current decreasing in D4 .
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Step 6 (t6-t7): im, rises to the load current level at t6 leading to blocking of D4. 
Resonance among LM, CM and C,, is initiated. CM is charged while C,, discharged. Recovery 
current of D4 enhances the charging current and therefore facilitates the commutation process. 
Step 7 (t7-tg): vw rises to Vdc/2 at t7 leading to conduction of D1. Then S, is turned on at 
zero voltage. Rapid cmrent transfer from Cp, and C,, to D1 may cause oscillation. 
Step 8 (tg-t9): im, falls to load current at ts. D1 stops conduction and S, starts carrying 
the load current.
C 
Step 9 (t9-t]1): im, extinguishes at t., allowing for tum-off of SM at tm. Circuit reaches 
another steady state. S, and D3 carry load current charging the clamping capacitor Cm. Output 
voltage V A0=0. 
In addition, the remaining two commutations in the second sampling cycle (D3 to S2 and 
S, to D4) can be analogously inferred. « . 
'I_`o summarize, for the proposed circuit, the main switch work with zero voltage turn-on 
and capacitive tum-off, whereas the main freewheeling diode work with zero voltage turn-on 
and zero current turn-off. Superior to the conventional snubber, the capacitive tum-off loss of 
the main switch can be rninimized by optimizing the resonant capacitor to this end. 
Meanwhile,-depending on its forward recovery property, the snap-on of the main freewheeling 
diode does not introduce any considerable loss. 
Moreover, all the -auxiliary devices work with zero current tum-off. And yet voltage is 
only reapplied after tum-on of the opposite auxiliary switch. Besides, despite of the bridge 
configuration, the tum-on of the auxiliary switch is actually snubbed by the resonant inductor 
since the opposite freewheeling diode carries no current beforehand and thus its reverse 
recovery is negligible. Transformer excitation is reset to zero after each commutation and no 
magnetic accumulation can happen. 
In particular, by designing a transformer ratio less than 1/2, an auxiliary voltage of (1- 
k)Vdc/2 higher than Vdc/4 becomes available which delivers sufficient energy for the resonant 
pole to swing to the rail voltage. Thus the “boost” stage and the associated control complexity 
is no longer necessary.
' 
Designing aspects of the two poles have been discussed in Chapter 2. Detailed 
implementation of a 3kWlprototype .will be presented in Chapter 5.
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Fig. 4.3. Operation step diagrams for the first sampling cycle. 
4.3. Specific Features 
4.3.1. Clamping Voltage Stabilization .
_ 
The self-balancing ability of the clamping voltage under the given modulation pattem 
verified in Chapter 3 is strongly subjected to load properties. Destructive clamping voltage 
variation may arise due to such reasons as load change (load open, reactive load for example) 
or triggering failure etc. Active control of the clamping voltage necessitates detection of the 
clamping voltage as well as the load current direction, which tends to complicate the system. 
The proposed True-PWM-Pole three level capacitor clamping inverter posses 
charging/discharging paths for the clamping capacitor whenever perturbation occurs. When 
the clamping voltage gets below the nominal value, it will be charged by the up-capacitor 
(Vdc/2) through S,, Dm, N2” and LM when S, is gated, as shown in Fig. 4.4(a); or by the down- 
capacitor (Vdc/2) through S4, Dsaland LM when S4 is gated, as shown in Fig. 4.4(b). In the 
meantime, when the clamping voltage gets above the nominal value, it will be discharged to 
the up-capacitor (Vdc/2) through D,, Lr,,,, Nƒand S34 when Sw, is gated, as shown in Fig. 4.4(a); 
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or to the down-capacitor (V de/2) through Sal, N2”, LM and D4 when S,, is gated, as shown in 
Fig. 4.4(b). 
In other words, the charging paths arealways existing except for the gating space 
interval between S, and S4. However, the discharging paths become available only when the 
auxiliary switches Sa, or S,,, are gated. 
Taking into account the magnetic losses and the conduction losses in the 
charging/discharging paths, the charging/discharging processes are a damped second order 
resonance involving the clamping capacitance, resonant inductor and the auxiliary 
transformer, which guarantees the clamping voltage to be stabilized at Vdc./2. V 
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Fig. 4.4. Charging (discharging) paths for the Clamping voltage through the auxiliary circuitry. 
This feature in clamping voltage stabilization is lost when any of the modified auto- 
transformer connection True-PWM-Pole circuits is employed. The unidirectional auxiliary 
switch offers only discharging paths preventing the clamping voltage from being higher than 
the nominal value. 
Note that when two storage capacitors are used in the DC side, this feature remains 
tme only when the neutral potential is stable. 
4.3.2. Normal Auto-Transformer Connection of the Second Pole 
As discussed in Chapter 2, even though the normal auto-transformer connection True- 
PWM-Pole promises attractive properties in terms of the auxiliary switch current stress, auto- 
transformer primary voltage stress and the auto-transformer secondary current stress, the 
freewheeling current flowing in the auxiliary circuitry during non-commutation interval 
renders it not applicable andthe transformer connection is preferred. The 'modified auto- 
transformer connections need extra snubbing for the series diode.
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For the proposed three level inverter,-the second pole (S2, S3, S32 and S32) is a normal 
two-level structure and transformer connection or modified auto-transformer connection is 
inevitable. The first pole (S2, S4, S3, and S34), however, is quite distinctive from a nonnal two- 
level structure. Because of the existence of the clamping capacitance, no freewheeling current 
can expect to flow through either the auxiliary switch or the auxiliary diode, if the normal 
autoz-transformer connection is used. 
As shown in Fig. 4.5, suppose that after the commutation for tum-off of S4, a residual 
current flows through Lr,4, N2°, S34, C3, and D,. The clamping capacitance C3, will then get 
discharged and a voltage difference between C, and C3, will arise, which tends to resist the 
residual current until it returns zero. 
Such being the case, the phenomenon discussed in Chapter 2 no longer exists in this 
specific configuration. And the normal auto-transformer connection True-PWM-Pole becomes 
practically applicable for the first pole. This alternative was also tested in a 3kW prototype 
with essentially the same 'result as the transforrner connection except for. the auxiliary switch 
current stress which is nearly halved.
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4.4. Topologies for Multilevel case (M>3) 
Transformer connection True-PWM-Pole zero voltage switching scheme can be 
extended to multilevel case (M>3). Fig. 4.6 demonstrates a four level True-PWM-Pole 
capacitor clamping inverter, where S23, S,3” and S1, Sf; S23, S23” and S2, S2”; S33, S33°and S3, S3”
C ›z›~`-_,.z J z ¡- 
¬«p,.....~. t. cóz. 
., Fig. 4.6. Transformer connection True-PWM-pole zero voltage switching scheme extended 
_ 
to multilevel capacitor clamping inverter (M>3), example of four level case
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form three poles. Each pole is independent- of the others provided that the clarnping capacitor 
voltages are stable. 
The operation of each pole is the same as the normal transformer connection True- 
PWM-Pole except for the separate inductor and discrete auxiliary switch. The auxiliary switch 
blocks .the same voltage as the main switch which enhances its applicability. 
In addition, the Auxiliary-Resonant-Comrnutated-Pole-Inverter (ARCPI) is also 
extensible to multilevel case (M>3). A four level case is shown in Fig. 4.7, where S,,, Sm” and 
S,, S,'; Sza, Sb' and S2, Sj; S3,, S3,”and S3, S3' form three poles each work independently. All 
auxiliary switches block half of the main switch voltage. 
4.5. Conclusions 
Q The proposed transformer connection True-PWM-Pole three level capacitor clamping 
inverter achieves zero voltage switching of the main devices and zero current switching of 
the auxiliary devices, withoutprovoking any voltage/current spikes across the main or the 
auxiliary switches, without yet requiring any additional current monitoring or controlling. 
0 The proposalfeatures a interesting second merit in stabilizing the clamping voltage, due to 
the existence of the charging/discharging paths established by the auxiliary devices for the 
clamping capacitor. In the meanwhile, due to the clarnping capacitor involved in the 
resonant current paths, the normal auto-transformer connection True-PWM-Pole becomes 
applicable in this case without the problems of the freewheeling current and the residual 
current, which achieves the same property as the modified auto-transformer cormection 
True-PWM-Pole without any voltage spike across the auxiliary switch. 
ø Both transforrner connection True-PWM-Pole and ARCPI schemes are extensible to 
multilevel case (M>3) with the same performance as in the two-level case. The True- 
PWM-Pole extension requires considerable magnetics and diodes, while in the case of 
ARCPI extension, center-taped storage capacitors must be used and additional monitoring 
and controlling become necessary.
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Chapter 5. Designing and Experimentation of the True- 
PWM-Pole Three Level Capacitor Clamping Inverter 
Abstract: This chapter addresses a proof-of-concept 700V supply 3kW half bridge 
IGBT transformer connection True_-PWM-Pole three level capacitor clamping inverter 
prototype. Hardware details and relevant experimental results are presented. 
5.1. Prototype Specifications 
A scaled laboratory prototype, as shown in Fig. 5.1, has been set up. The specifications 
of which are shown in Table 5.1. 
..¿.- Table 5.1. Prototype specificationsa 
D.C input voltage Vdc=700V Output voltage V‹,|,,,,,=l40V 
Í 
Modulation index M=0.62 
Output power P°=3kW Load current Im,,=2 1 .SA Switching frequency fc=6.5kHz 
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. Fig. 5.1. Circuit Diagram of the 3kW half bridge laboratory prototype.
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5.2. Main Circuit Designing 
5.2.1. Power Supply 
Three 300V/5A DC supplies are associated in series. An iron laminated l5mH inductor 
is put in series with the supply to suppress the ripple current. 
5.2.2. DC link Capacitor 
The designing criterion in the laboratory case is the DC voltage ripple across it. The 
capacitance is given by (5.1): . 
TI c = i 5.1 1 AVdc ( ) 
where AVdc is the peak to peak voltage ripple, T is the switching period and Ip is the load 
peak current. When maximum AVdc is set to be 3V, this gives C,=C2= 1536uF. 
In practice, the DC link capacitance should be designed for transience de-coupling 
between the utility side and the load side. Depending on the configuration of the rectifier side 
and the control of the whole system, the result can be quite different. The capacitors in use are 
C,=C2=3300uF, each with a nominal voltage of 350V.
_ 
5.2.3. Clamping Capacitor 
H
V 
Sizing of this capacitor is two-fold. On the one hand, higher capacitance allows for less 
voltage ripple, according to (3.10). And on the other hand, smaller capacitance reduces the 
clamping voltage transience duration, according to (3.19). Voltage ripple should be the major 
designing criterion in practice. Further, capacitor intemal inductance and in particular its heat 
capacity to process the RMS current given in (3.9) must be taken into full account. 
The actual capacitance used is 2750uF consisting of two 5500uF capacitors in series 
each with a nominal voltage of 250V. - 
5.2.4. Output Filter 
The primary designing objective is to have the dominant harmonic component at the 
inverter' output reduced to a given extent. From (3.5), for the given modulation index of 0.62, 
the dominant output voltage harmonic is calculated to be 0.35 of the fimdamental component.
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To keep the THD less than 5%, the dominant hamionic component need to be less than 3%. 
With a second order low-pass filter, the cut-off frequency (ob can hence be decided by (5.2): 
mb = T = 2fi(2fc _ fm”0(2o1go.o3-2o1go.3s)/ao (52) 
,/Lfcf 
where fc is the switching frequency and fm is output fundamental frequency. 
- Another designing objective is to avoid possible resonance at the output, especially in a 
closed loop system. For this purpose, the declining factor given by (5.3) must be considered. 
ô = L Ii (5 3) zzao cf ' 
` Defineô =0.65 and combine (5.2) and (5.3), the result will be Lf=0.37mH and C,=4.5uF. 
The actual values used in the prototype are L,~=l .45mH and Cf=l2uF.
_ 
A practical output filter designing, besides the preceding considerations, should also 
talcewinto account such other factors as load short circuit protection, load imush limiting, low 
frequency voltage stress etc. 
..-‹‹. 
5.2.5. Main Switches ' 
The main switches S,-S4 used are two Non-Punch-Through IGBT modules 
SKM50GB123D. Ratings and the main electrical and thermal characteristics of which 
(including the inverse diodes) -are shown in Table 5.2. 
5.3. Resonant Circuit Designing 
5.3.1. Resonant Components and Auxiliary Transformer 
According to sub-section 2.4, the results of the designing are presented in Table 5.3. 
5.3.2. Auxiliary Switches ( Sa,-SM) 
According to-Fig. 2.ll(a) and Fig. 2.l2(a), for load with peak current of 30A, the 
maximum peak and RMS currents of the auxiliary switch are 54.2A and 8.4A respectively. 
Blocking voltage of the auxiliary device is the same with the main device. 
Devices used in the prototype as auxiliary switch are SKM50GBl23D, the same as the 
main switch.
Table 5.2. IGBT module SKM50GBl23D characteristics 
symbol conditions values 
Ic O O TcaSe=25 C/80 C SOA/34A 
Icm 'T¢zse=25°c/ 80°C
h 
IOOA/6 8A 
Vces l200V 
TJ -55°c- +15o°c 
Vcesat vge=15v, 1¢=5oA, Tj=2s°c / 15o°° 4.5V/3.5V(max.) 
tdon/tr vc¢=óoov,vge=15v, 1¢=5oA, 
Rg‹›n=Rg‹›ff=3.3 Q ,Tj= l25°C 
80nS/l 50nS 
tdoff/tf Vcc=600V,Vge=l5V, Ic=50A, 
Rg‹›n=Rg‹›ff=3.3 Q ,Tj= l25°C 
250nS/1 50nS 
VF(diode) IF=5oA, vge=ov, Tj= 1 50°C 2.9V 
Qrr(diode) s r¡=125°c l 0uC 
trr(diode) T,-=1z5°c 250nS 
Rthjc per IGBT o.31°C/W 
Rthjc per DIODE o.9°C/W 
Rthch per module o.o5°C/W 
Lce 20nH 
Table 5.3. Resonant components and transfonner designing results 
Resonant 
capacitor 
1. Capacitance: C,=0.1uF, 2. Type: low-loss polypropylene, 3. Estimated maximum tum-off 
loss lW. 
Resonant I. Inductance: L,=l5uH, 2. Structure: 36 tums ISAWG copper wire wound on air core 
bobbin, 3. Current rate of changing l4A/uS. 
Transfo 
inductor 
rm 1. Transformer ratio: k =0.4, 2. Structure: 60 tums twisted wire (7 strands 24AWG) in the CI' 
primary and 24 tums tvvisted wire (15 strands 24AWG) in the secondary wound on E65/29 
ferrite core, 3. Allowed equivalent loop resistance around 2.29.
mz-~› ~›‹› ¬ 
. .-,za-Y . 
»_¬~›-~:--_~~-- 
z -z- 
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5.3.3, Auxiliary Diodes (Dsa,-DSM, DSM'-Dsa4°) 
The current stress of the auxiliary diodes is k times of that in the auxiliary switch. The 
blocking voltage of the auxiliary diodes is the same with the main device. 
Components used in the prototype are HFA30TA60C in TO-22OAC case, ratings and 
characteristics are given as following : 
I1=Av=30A, VRwM=600V, VF1v1=l.2V; R1hj¢=0.85 ° C / W and trr.ma×=60nS. 
5.4. Thermal Designing 
A 
Thermal designing takes account of merely the conduction losses of the main devices. 
Switching losses of the main devices as well .as the switching/conduction losses of the 
auxiliary devices are neglected. This simplification is reasonable in the prototype case. 
~ For calculation of the conduction loss in the inverter instance, a conduction loss model 
hasnheen recommended, which represents the device as a constant voltage drop in series with a 
nonlinear resistive element during conduction [l39]. This nonlinear element is further 
simplified to a linear element so that a closed form solution can be reached. Conduction loss 
of the four devices is then given by (5.4): 
.tw 
Plossw-on = 4(Pon-s + Pon-D) ' (54) 
where: 
1 1 M «/É M 
P,,,,_s = E 1,,Vce_,,(; + Í zos 9) + 1§Rce(íä + 5; cos â) (5.5) 
1 1 M Jš M 
P,,,,_D = 511,1/F(,(; - Tzosâ) + 1f,Ra,,(š-\/;[¬- 5%-cosa) (5.õ) 
Device models for the IGBT and the reverse diode are given in (5.7) and (5.8) 
respectively: 
Vcesat = Vce.o + [Rae (57) 
VF = VF_0 + IRak (5.8)
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Where VM and Vw are the IGBT and reverse diode voltage drops at zero current, and Ro. and 
Rak are the resistive elements of IGBT and diode. From SEMIKRON data-sheet [140], 
Vce_oS1.5+0.002(Tj-25°), RW=0.O25+0.000l(Tj-25°), Rak(125°)=22mQ and VF,0(125°)=l.2V. 
According to (5.5) and (5.6), assume a modulation index M=0.62, load power factor 
cos9 = 1, load peak current Ip=30A and junction temperature Tj=125°, the loss distribution 
and the total loss are calculated to be: Pon-s=l7.9W, Pon-D=4.04W, Ploss-on=87.8W. 
Then, for a given junction temperature upper limit, the required thennal resistance of the 
heat-sink is given by (5.9) (four devices share a heat-sink): 
T- -T -2(P _ +P _ )R -P _R- 
Rthha : 
/max a on sP on D thch on s thjc.s (59) 
loss-on 
where: Tjmax is the given maximum junction temperature. 
Ta is the operation ambient temperature. 
Rthjc.s is the junction to case thennal resistance per IGBT. 
Rthjc.D is the junction to case thermal resistance per diode. 
~ Rthch is the case to heatsink contact thermal resistance. 
Rthha is 'the heatsink to ambient thermal resistance. - 
Setting Tjmax=l25 ° C and substituting the known parameters into (5.9), one will get: 
Rzhhz=1.o5°c/w.
V 
For the prototype, a 200mm square heat-sink is mounted vertically on a wooden base 
accommodating the two main IGBT modules (with thennal compound). The two auxiliary 
IGBT modules (with thermal compound) together with the four diodes (with thin mica 
insulation layer and thermal compound) are mounted on another heat-sink of the same size 
assembled on the same base. 
'
r 
5.5. IGBT Driving Designing 
5.5.1. Main IGBT Module Driving ` 
Intelligent single IGBT driver SEMIDRIVER SKHIIO is used for.. each main IGBT 
device. The main feature of this driver is summarized as following:
×.- 
0 Improved output buffer enabling switching current up to 400A at 20kHz. - 
0 Built-in soft tum-off mechanism enabling high DC bus voltage operation. 
0 Built-in DC/DC converter (4kV insulation) easing the driving supply arrangement 
0 Information transfer (driving, protecting) by ferrite transformer offering high dv/dt 
immunity (75kV/uS). 
0 Optional input signal level: 15V/SV. 
0 Extemal fault reset. 
Electrical specifications and settings of the SKHI10 driver actually used is given in 
Table 5.4. - 
Table 5.4. Specifications and settings of SKHIIO driver 
Electrical Characteristics (Ta=25 ° C) 
symbol Term Value 
Vs 
Is 
*V vG(‹›n) 
.Z VG(off) 
td(on) 
td(oft) 
td(error) 
VCEsat 
Rgon 
Rgoff 
tmin 
Error logic 
supply voltage 
supply current(max.) 
tum-on gating voltage 
turn-offgating voltage
à 
input-output tum-on propagation time 
input-output tum-off propagation time 
error input-output propagation time 
Vce reference for fault indication 
intemal tum-on gate resistor 
intemal tum-off gate resistor 
fault indication delay time 
(R¢e=1s_1< Q ,c‹ze=33op1=) 
fault indication outlet (pin J3' shorted) 
15V 
0.5A 
l5V 
-8V 
luS 
luS 
luS 
5.2V 
220 
22Q 
1.5uS 
low-logic 
5.5.2. Auxiliary IGBT Module Driving 
Intelligent medium power double IGBT driver SEMIDRIVER SKHI23/ 12 is used for 
each auxiliary IGBT driving. The major features of this driver are: 
0 Output buffer enabling switching 200A at 20kHz. 
0 Soft tum-off enabling higher DC bus voltage. 
0 Built-in DC/DC converter for driving power supply. 
0 Ferrite transformer information delivering enabling high dv/dt immunity. 
0 'Built-in adjustable interlock circuit.
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0 Optional input signal level: 15V or 5V. 
0 Automatic fault reset when both inputs are zero. 
Electrical specifications and settings of the driver are summarized in Table 5.5: 
Table 5.5. Specifications and settings of SKHI23/ 12 driver 
Electrical Characteristics (Ta=25 ° C) 
symbol Term Value 
Vs 
Is 
VG(on) 
VG(oft) 
td(on) 
td(off) 
td(error) 
VCEsat 
Rgon 
Rgoff 
tmin 
Error logic 
tTD 
supply voltage 
supply current(max.) 
tum-on gating voltage 
tum-off gating voltage 
input-output tum-on propagation time
u 
input-output tum-off propagation time 
error input-output propagation time 
Vce reference for fault indication 
intemal tum-on gate resistor 
intemal tum-off gate resistor 
.fault indication delay time 
(R¢e=1s1<Q ,c‹ze=33opF) 
fault indication outlet (pin J2 shorted) 
interlock time (RTDl,RTD2 not installed) 
15V 
0.5A 
15V 
-8V 
l.4uS 
l.4uS 
l.4uS 
5.2V 
22€! 
22Q 
l.5uS 
low-logic 
l0uS 
5.5.3. Zero Voltage Detecting 
According to Chapter 2, each main device voltage must be detected so that it is turned 
on at the moment when the voltage across it is zero. 
SKHI l0 
High Current Driver ' 
3 D2 lN4l48 
N| ZN 2907 
Goffl 2 
5 
R] 5609 R2 l.5kQ Di lN4937 C 
vzz 
1 
t: D| 
GDH ä
Io 
E I 
Zero voltage detecting circuit 
Fig. 5.2. Zero voltage detecting circuit in the prototype.
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The circuit used in the prototype is shown in Fig. 5.2. The PWM tum-on command at 
Gm, can only reach the output terminal B when the device collector voltage VCE declining to 
near zero (threshold decided by R, and R2). PWM turn-off command at Gm» is sent directly to 
the output terminal B. 
Note that the tum-on signal property (turn-on resistance etc.) of the driver would be 
altered with the adding of the zero voltage detecting circuit. However, dissimilar to hard- 
switching where turn-on performance (diode reverse recovery di/dt) is significantly affected 
by the tum-on signal property, the tum-on performance under zero voltage switching is not 
affected to any considerable extent. 
Protection function of the SKHIIO driver must be disabled to avoid false failure 
indication during the commutation resonance. Device protection is then partly assumed by 
the zero voltage detecting circuit. Characteristics of the protection, however, are changed. 
5.6., Control Designing 
5.6.1. Control Requirements
p 
0 To generate the main switch gating signals according to the PWM modulation strategy 
- indicated in Fig. 3.2. A dead time must be introduced between the complementary signals 
(S, and S4, -S2 and S3). The minimum/maximum pulse width must be set higher than the 
auxiliary switch gating signals. .
V 
0 To generate the auxiliary switch gating signals according to Fig. 4.2, the width of which 
should be set according to Fig. 2.l0(a). 
0 To give distinguishable fault memory as well as manual reset. 
The control circuit designed is shown in Appendix 5.2 and is explained below. 
5.6.2. Control Diagram ' ' 
Clock signal generator U1: To use 214 addresses generating the 50Hz output, the clock 
frequency Should bez f,,,,,=(1/50)/ 214 =s33kHz. The vco embedded in cD4o4ó is used td 
generate this clock, where R1=l0kQ and C1=202pF. R2 and R3 serve to convert the CMOS 
15V output to TTL 5V for the next stage, R2=l0kQ and R3=4.7kQ .
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Address counters U2/U3: Two CD4040s are cascaded to generate the 214 address 
signals. 
Gating signals generator U4: An EPROM 27256M is used to generate the eight 
switching signals, the BASIC program is listed in Appendix 5.1. According to Fig. 2.10, the 
maximum commutation duration is 1l.3uS. Based on which, the auxiliary switch gating signal 
width is set at l4.4uS and the minimum/maximum PWM pulse widths are setat 28.8uS and 
124.8uS respectively, with a modulation index of 0.62. Dead time of 2.4uS is inserted. Note 
that C24-C3l are imperative to suppress the EPROM output noise, each valued at l5nF. 
Signal level converter UI 1/UI 2: Two SN7406s are used to convert the 5V signal back 
to 15V so that to enhance the noise immunity when the switching signals are delivered to the 
drivers. Resistors R4-R1 1 each valued at 2.2kQ are pull-up resistors for SN7406s. 
F ault trip-ofl U5/U6: Six OR gates are used to enable shut-down in the case of fault. 
Auxiliary devices fault memory U7: The double drivers for the auxiliary devices are 
built with a automatic reset after fault, which is not favored in terms of fault identification. 
Thus extemal fault memory U7 is offered as a remedy. 
Fault summing and manual reset U9/UIO: The whole prototype will be shut down in 
the case of any individual device fault. Fault memory can only be removed with manual reset 
button. This designing enhances operation safety of the prototype. Resistors Rl2-R17 each 
valued at 2.2kQ are extemal pull-up resistors for the fault indications from the drivers. 
Capacitors C2-C7 each valued at 100pF provide noise immunity for the fault indications. 
5.7. Experimental Results 
Fig. 5.3 shows the output load side voltage and filter inductor current waveforms. Fig. 
5.4 shows the three level output voltage VAO. Fig. 5.5 shows the ZVS commutation process of 
the main switch S3 during switching cycle. Further in Fig. 5.6, the details of tuming-on at 
i,0,d=21A are shown, for a predicted dv/dt of 90V/uS (averaged over 1,2 -tn) and di/dt of 
l4A/uS, the experimental values are about 90V/uS and l3A/uS respectively. And in Fig. 5.7, 
the details of tuming-off at i,°,d=24A are shown, for a predicted dv/dt of 152V/uS (averaged 
over t, - t6 ), the experimental value is about 146V/uS. 4 
Besides the cornmutation processes of the switch, the main .freewheeling diode 
commutation processes are also shown in Fig. 5.8 and Fig. 5.9.
lload 
<l- 
/Vo - / /_\ 
»/ zJ 
100V/Div; IOA/Div; 5mS/Div 
Fig. 5.3. Experimental output voltage and filter inductor current. 
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llllllll. 
.Ill 
l0Ov/Div; 500uS/Div 
Fig. 5.4. Experimental inverter output voltage. 
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Vss li 
”'"/Fal v._~f¬//Fl' »¬"W~ 
Í ss 
\\ 
V1; "____ 
l.00V/Div; l0A/Div; 20uS/Div 
Fig. 5.5. ZVS commutation of the main switch (S3).
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VS3 \\ / \/-/\ _vz¬¬z-z\/‹-›--É
\ Ís3 
\ «_
Í 
100V/Div; IOA/Div; 2uS/Div 
Fig. 5.6. Extended tum-on process of S3. 
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100V/Div; IOA/Div; 2uS/Div 
Fig. 5.7. Extended tum-off process of S3. 
Í Vss 
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_..¡¡II 
zv-¬ .mm-_-.__________________._
É 
51%
d 
100V/Div;l0A/Diví; l 0uS/Div 2 
. 
1 
› I 1 
Fig. 5.8. Tum-on process of D, (L,=0.45mH, C,~=l2uF).
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. . . . . . .. 
ins 
100V/Div; 1 OA/Div;5uS/Div 
Fig. 5.9. Tum-off process of D, (Lf=0.45m1-I, Cf=l2uF). 
Fig. 5.10 shows the ZCS commutation process of the auxiliary switch (Sá/DS,3) at 
i,0ad=22A. For the predicated conunutation duration of 9.8uS according to Fig. 2.10(a), and the 
predicated peak current of 46.3A according to Fig. 2.11(a), the experimental values are 9.5uS 
and 46.5A respectively. 
Fig. 5.11 shows the resonant inductor current waveform when íhmd =0A. For the 
predicated commutation duration of 5.9uS and the predicted peak current of 24.1A, the 
experimental values are about 5.5uS and 23.5A respectively. In the meantime, Fig. 5.12 
shows the resonant inductor current wavefonn when Íhmd =22A. The experimental 
commutation duration and peak current are about 9.5uS and 46.5A, which are in accordance 
with the predicted values of 9.8uS and 46.3A according to Fig. 2.10(a) and Fig. 2.1 1(a). 
_ 
Jr 
Ísas <*
V sê; 
,_.-J-_---J¬¬~.^^ 
~ 1 md 
/"_|\
- 
.LW . . LL! ,L - 
_l. 
100V/Div; l0A/Div; l0uS/Div 
Fig. 5.10. ZCS commutation of the auxiliary switch (Su).
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l0A/Div; 2uS/Div 
Fig. 5.1 l. Resonant inductor current waveform at ik,,,,=0A. 
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l0A/Div; 4uS/Div 
Fig. 5.12. Resonant inductor current waveform at i¡o,,,=22A. 
5.8. Conclusions 
The foregoing presentation of the experimentation justifies the following conclusions: 
0 The proposed scheme ensures zero voltage tum-on and capacitive tmn-off of the main 
switches, without causing any voltage/current spikes across these switches. ` 
0 The proposed scheme ensures inductive turn-on and zero current turn-off of the auxiliary 
switches, without causing any voltage spike. 
0 Main freewheeling diode works with zero voltage turn-on and zero current tum-off. 
Oscillation may occur during the diode forward recovery process due to the fast current 
transfer from the snubbing capacitors to the diode 
0 Characteristic curves presented in Chapter 2 regarding the commutation duration, resonant 
inductor peak current and resonant inductor RMS current are verified by the 3kW half 
bridge prototype.
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Appendix 5.1. BASIC program for generating the gating signals in EPROM 2725 6M 
970 U = 1 'DATA OUTPUT LINES COUNTER 
980 OPEN "A:SPWM.DAT" FOR OUTPUT AS #1 
990 PRINT #1, ": 10"; 'FIRST DATA OUTPUT LINE FORMAT 
1000 PRINT #1, "000000"; 'FIRST DATA OUTPUT LINE FORMAT 
1010 FOR I = 0 TO 127: 'SELECT SWITCHING CYCLE 
1020 RAI = 0: RA2 = 0: RA3 = 0: RA4 = 0 'DEAD TIME/AUXILIARY COMMANDCOUNTER 
1030 FORK = 128 * I TO 127 + 128 * I: 'SELECT ADDRESSES 
1040IFO<=K-I* I28ANDK-I* 128 <=64THENVB=K-I* I28ELSEVB= 128-(K-I* 128) 
'TRINGLE VB GENERATOR 
1050 VA = 64 - VB 'T RINGLE WAVE VA GENERATOR 
1060 PI = 3.14159 
1070 VC = 32 + 20 * SIN(2 * PI * K/ 16384) 'MODULATING WAVE GENERATOR 
1080 IF VC > VA THEN SI1 = 1 ELSE SI1= 0 
1090 IF SII = I THEN RAI =RAl + 1 ELSE RAI =RA1 
1100 SI4 = I - SI1 
1110IFVC<VAAND64<=K-I* 128ANDK-I*128<=127THENRA4=I+RA4ELSERA4=RA4 
1120 IF VC < VB THEN SI3 =1 ELSE SI3 = 0 
1130 IF SI3 = I THEN RA3 = RA3 .+ 1 ELSE RA3 =0 
1140 SI2 =1- S13 
I150IFVC>VBAND64<=K-1*128ANDK-I*I28<=127THENRA2=I+RA2ELSERA2=RA2 
1160 IF 1 <= RAI AND RAI <= 2 THEN DA4 = I ELSE DA4 = 0 'DEAD TIME 
1170' IF 1 <= RA2 AND RA2 <= 2 THEN DA3 = I ELSE DA3 = 0 'DEAD TIME 
1180_,IF I <= RA3 AND RA3 <= 2 THEN DA2 = I ELSE DA2 = 0 'DEAD TIME 
1190 IF 1 <= RA4 AND RA4 <= 2 THEN DAI = 1 ELSE DAI = 0 'DEAD TIME 
1200 IF I <= RAI AND RAI <= I2'TI-IEN SA4 = I ELSE SA4 = 0 'AUXILIARY SIGNAL WIDTH 
1210 IF 1 <= RA2 AND RA2 <= 12 THEN SA3 = 1 ELSE SA3 = 0 'AUXILIARY SIGNAL WIDTH 
1220 IF I <= RA3 AND RA3 <= 12 THEN SA2 = 1 ELSE SA2 = 0 'AUXILIARY SIGNAL WIDTH 
1230 IF 1 <= RA4 AND RA4 <= 12 THEN SAI = 1 ELSE SAI = 0 'AUXILIARY SIGNAL WIDTH 
1240 S1 = SI1 - DA4: S2 = SI2 - DA3: S3 = SI3 - DA2: S4 š S14 - DAI 'MAIN SWITCH COMMAND
V 1250A=SA4*2^7+SA3 *2^6+SA2*2^5+SAI *2^4+S4*2^3+S3 *2^2+S2*2^1+S1*2 
^10 
' PRINT #1, S1; SAI; S2; SA2; S3; SA3; S4; SA4; VC; VA; VB; K; A 
1260 IF K = U *16 THEN 
1270 U = U + 1 
1280 IF TOTAL < 255.5 THEN 
1290 IF TOTAL < 15.5 THEN 
1300 PRINT #1, "00"; HEX$(TOTAL) 
1320 ELSE 
1330 PRINT #1, "0"; HEX$(TOTAL) 
1350 END IF 
1360 ELSE A 
1370 PRINT #1, HEX$(TOTAL) 
1390 END IF - 
1400 TOTAL = 0 
1420 PRINT #1, ":";1-IEX$(K/(U - 1)); 
1430 IF K < 16 THEN 
1440 PRINT #1, "000"; 
1450 ELSE 
1460 IF K < 256 THEN 
1470 PRINT #1, "00"; 
1480 ELSE 
1490 IF K < 4096 THEN 
1500 PRINT #1, "0"; 
1510 END IF 
1520 END IF
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1530 END I1= 
1540 PRINT #1, I~IEx$(I<); "00"; 
1550 END IF 
1560 TOTAL = TOTAL + A 
1570 IF A < 15.5 THEN 
1580 PRINT #1, "0"; P1Ex$(A); 
1590 ELSE 
1600 PRINT #1, HEx$(A); 
1610 END IE 
1620 NEXT K 
1630 NEXT I 
1640 IF TOTAL < 256 THEN 
1650 PRINT #1, "0"; HEX$(ToTAL) 
1660 ELSE 
1670 PRINT #1, HEX$(ToTAL); 
1680 END IE 
1690 cLosE 
1700 END
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Chapter 6. Operation of the Neutral-Point-Clamped (NPC) 
llnverter 
Abstract: This Chapter explores the neutral potential stability of the Neutral-Point- 
Clamped (NPC) inverter. Steady state stability, dynamic state stability along with the stability 
under non-ideal conditions are studied. The analyses are verified by PSPICE simulations. 
6.1. Sub-Harmonic PWM Modulation of the NPC Inverter 
Fig. 6.1 shows the half bridge NPC inverter circuit. The output potential is connected to 
positive, zero and negative when S, and S2, S2 and S3 or S3 and S4 are ON respectively. The 
principle of sub-harmonic PWM modulation is shown in Fig. 6.2. By intersecting a sinusoidal 
reference mod(t) with two vertically shifted triangle carriers, a three level voltage vw with 
sinusoidal envelop is obtained at the output, which is expressed by (6.1): 
¡ 
' od(t)=Msin(nml 
S1 A D1 l 
C| ___ 
Vzu - 
A °2 ii A _E“ Vd° 0 
¡
- 
D llmld SW=\.V/\o=V‹1| V ¿ 3 
C2 __ 
vdz SW=0_V^0=0 
S4 V A D4 v^“ Leg Switching Function SW: 
sw=|z s| ON, sz oN Sw;¡ sw=oz sa oN, sz ou . 
. sw=-1: s4 oN, ss ou V^‹›=-V.|z 
rl ó-v
> 
Fig. 6.1. Half bridge NPC inverter configuration. Fig. 6.2. Sub-harmonic PWM modulation for NPC inverter. 
(l+sw)sw (sw-l)sw 
VAO = 2 vdl ___Í_'vd2 (6.1) 
(6.1) can be rearranged as (6.2): 
sw sw; 
VAO = É (val +vz12) Jr? (val Tvâz) (Õ-2)
'\ 
...sa 
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6.2. Neutral Potential Steady State Stability 
Under steady state, vd,=vd2=Vdc/2, the output voltage v Ao is simplified to (6.3): 
Vzz = _” 6.3 vw sw 2 ( ) 
where the leg switching function sw can be given in Fourier form by (6.4): 
sw = Z Aksín (kwmt) (64) 
lc 
keK=l,3,5,... 
where A k is the amplitude of the kth order harmonic, com is the fundamental frequency. Then 
the load current im, is written as (6.5): z... 
l!oa‹ÍÍ.= äsin (kwmt _ ek) 
keK=l,3,5,... 
where Z k Á âk is load impedance at harmonic order of k. 
On the other hand, the current flowing out of the neutral potential in is given by (6.6): 
._._. _. _ z_. :_ 2.
_ ln _ lo lload _ lload (1 sw ) ,load sw lload (6 6) 
Substitution from (6.4) and (6.5) in (6.6), in is further expressed by (6.7): 
z' =-Vd_°{zzA A ¢‹›s[(k~1)w 1]-22,4 A ¢‹›s[(1‹+1)w z1}zísz'n(kw z-0) (6-7) n 4 k 1 k 
' m k 1 k ' m k zh "' " 
k,l E K,L = l,3,5... 
When the neutral point potential is concemed, only the DC component in in is of inter- 
est, which is given by (6.8):
i
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z z 21,- da 0 ‹õ.8› n.dc 
O 
" m . 
From perpendicular property, integration (6.8) equals zero. This result ímplies the neu- 
tral point potential will be stable under normal sub-harmonic modulatíon, because of the zero 
current flowing fiom the neutral potential during the fundamental cycle. 
6.3. Self-Balancing under Ideal Condition 
When dynamic state is concerned, suppose that the neutral potential diverges from zero 
after a perturbation, the output voltage will then be given by (6.2). While the first part repre- 
sents the steady state voltage output, the second part of this expression, represents the output 
voltage variation AV A0 resulted from the neutral potential drift, which is rewritten in (6.9): 
wi AV» = T Wal _ Vaz) (Õ-9) 
Substitution from (6.4) in (6.9), AvA0 can be detailed by (6.10): 
v -v _ ' 6.10 Av,,(, -4l4;dl{%§AkA¡ cos [(1z-uwmz]->¡š§AkA¡ cos [nz +1)ú›mz]} ( ) 
k,l e K,L = l,3,5... 
From (6.10), even numbered harmonics appears at the output after the perturbation. In 
the meanwhile, the load current response to this variation, recorded as Aibad , is given by 
(6.11): 
_ 
vd1'Vz12 Âkfíz A/(A1 
Azload = ízí {š Éšcos [(k-l)a›m t-0k_¡]-š%]%cos[(k+l)‹um t-0k+¡]} (611) 
k,l e K,L = l,3,5... 
where zj¿ gj is the load impedance at harmonic order ofj.
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On the other hand, the current variation flowingout of the neutral potential is inferred to 
be given by (6.12): 
^«"n = ^ "‹› _ Aflozzd = ^ "1‹›zzâ(1 ' SW2) ' ^"lz›zzz1 = -SW2^"1‹›zzd (612) 
where Aio is the neutral path current variation. When the neutral point potential variation is 
especially concemed, only the DC component of Ai" is of interest, which is given by (6.13): 
...ndo z A,-,,z(.,m,, (613) 
Based on perpendicular property, Aim can be simplified to (6. 14): 
v -v (A A )2 » (A A )2 
Ai zíü '“{zz---k 1 cosa +22-_-k 1 cosa } (614) n.dc 15 z k-I Z k+l kl /‹-1 kl /z+1 
k,I e K,L = I,3,5... 
(6.l4) demonstrates that the sign of Ain_dc is always dependent on the sign of 
(v dz - v dl ), the value of which is further dependent on the part within the bracket. This result 
means that after perturbation, a corresponding variation arises simultaneously in the current 
flowing out of the neutral point, which rejects the perturbation. 
From (6.14), the following conclusions can be drawn conceming the self-balancing 
ability in the half-bridge NPC inverter under ideal condition: 
0 Self-balancing exists so long as the load is not pure reactive ((-)k_¡ ¢ 1 š ,6k+¡ ¢ : š ). 
0 Time constant of the dynamics is dependent on the following components: 
1. Modulation index: The higher the longer.
_ 
2. Load impedance amplitude and angle: The greater the longer. 
3. DC link capacitances: The larger the longer.
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Fig. 6.3 illustrates the mathematical process conducted above. The output voltage re- 
sponse (AVAO) to the perturbation (vdl-vdz) leads to load current variation (Aim), which when 
reflected back to the neutral potential (Ain), rejects the original perturbation. So that the neu- 
tral potential is kept constant. 
V‹1i"'z12 
1 Av 1 ^¡1 z1 Ai 1 _ , + M -sw* "" -- "" -SW2 " z“íÍAz,.dz ^”"'¬”'”+ . 2 ¡¿0¡ 2 + 1 Vz1i'Vz¡2 
(1/dl -Vd2)' = 0 Vz11'V‹12 
Fig. 6.3. Illustration of the self-balancing mechanism in the NPC inverter. 
The self balancing ability has been verified by PSPICE simulation. Refer to Fig. 6.1 and 
Fig. 6.2, the circuit specifications and parameters for the simulation are given in Table 6.1. 
The simulation result is shown in Fig. 6.4. For a initial state drift of 100V, the neutral poten- 
tial recovers to its steady state after about 400mS. The dynamics exhibits typical one-order 
system characteristic which is similar to the case of the capacitor clamping inverter. Appendix 
6.1 gives the PSPICE program for this simulation. 
Table 6.1. Specifications/parameters for PSPICE simulation of the self-balancing under ideal condition 
DC link Vdc=800 Filter pa- Lf=0. lmH Operation fl=l0kHz Modula- M=0.4 
voltage V rameters C¡=4uF frequency tion index 
DC link C,=4000 Load re- R°=lQ Fundamental f,,,=l00Hz Initial Vdl=300 
capacitances C2=4000 sistance frequency voltages 
(UF) (V) 
Vdz=500 
'mdtihvcl uofmnnañon 
Oahlfhm mn: ÀHLDÍÀIÂD
; 
520V 
\/W 
"W
A 
- MMMMMMMMMMMMMMMMMM 
Vaz 
amv 
Om: = rom: 200m :icons 400": 50011: 
V(I0,20} 
Fig. 6.4. PSPICE simulation result of the self-balancing ability in the NPC inverter under ideal condition.
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6.4. Self-Balancing under Non-Ideal Condition
u 
. Analysis in section 6.3 has been conducted neglecting any circuit non-ideals which are 
always inevitable in practical circuit operation. For the half bridge NPC circuit concemed, 
asymmetrical charging/discharging during the positive/negative output voltage semicycle will 
lead to neutral potential drift. Such asymmetry can most probably be resulted from 
gating/switching diversities or load transience etc. ` 
- In an extreme case, DC component involved in the sinusoidal reference causes 
consistant charging/discharging unbalance over the neutral potential. However, while the 
neutral potential drifts away from zero, the self-balancing mechanism is activated 
simultaneously which tends to recover the drifted neutral potential. Up to certain extent 
depending on the load properties, modulation index, DC link capacitances etc., the neutral 
point potential will be stabilízed at an new operation point other than zero where new 
balance is reached. This conclusion has been verified with PSPICE simulations. Circuit 
specifications and parameters for the simulations are shown in Table 6.2. Simulation results 
are shown in Fig. 6.5 and Fig. 6.6, which corresponds to DC biases of 0.5V and -0.5V to the 
reference respectively (carrier amplitude 10V, reference peak 4V). For the initial voltages of 
400-V across C, and C2, Vd, and \/dz are eventually balanced at 280V and 520V after the first 
ordër dynamics, which means a neutral potential drift of 120V. PSPICE program for this 
simulation is listed in Appendix 6.2. . 
Similar to the case of the capacitor clamping inverter, dead time does not affect the self- 
balancing ability of the neutral potential. The influence in one semicycle is cancelled by the 
same influence in the other semicycle. 
Table 6.2. Circuit specifications/parameters for simulation of self-balancing under non-ideal condition 
DC link Vdc=800 Filter' pa- L,=0. lmH Operation Q=l0l<Hz Modula- M=0.4 
voltage V rameters C,~=4uF 
C 
frequency tion index 
DC link C,=4000 Load re- Í Ro=lQ Fundamental f,,,=l00Hz Initial vd|=4()0 
capacitances C2=4000 sistance frequency voltages 
(ur) 
, 
‹v› 
v,,,=4oo
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Fig. 6.5. Simulation result of the self-balancing ability under non-ideal condition, positive bias 0.5V. 
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Fig. 6.6. Simulation result of the self-balancing ability under non-ideal condition, negative bias 0.5V. 
6.5. Self-Balancing in Three Phase NPC Inverter System 
For a three phase system, actually the same mathematical procedure as the half bridge 
case can be followed except for that the load neutral potential now must be included to the 
analysis. With a primitive perturbation at the neutral potential, a variation in the current 
flowing into the neutral potential will arise simultaneously, which is given by (6.l5) [60]: 
3(v "V ) cosâk '“" 2 
Ainda: 01216 dz zh (z2A,A.+,-ZA,A,(_,-J (6.l5)
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keK=2,4,8,l0,l4,... leL=l,3,5... 
From (6.l5), for any perturbation of the neutral potential, the resultant neutral point 
current variation always has 'an appopriate sign that rejects the original perturbation and 
keeps the neutral potential from drift. 
6.6. Conclusions 
1. 
2. 
Neutral potential of the NPC inverter is self-balancing under the sub-harmonic 
PWM modulation with non-pure reactive load. The time constant of the first order 
dynamics is dependent on the load properties, modulation index and the DC link 
capacitances etc. 
Depending on the extent of asymrnetry, typically resulted from gating or switching 
mismatches, the neutral potential will be balanced to an new operation point other 
than zero, due to the self-balancing mechanism counteracting such asymmetry 
once it arises.
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Appendix 6.1. PSPICE simulation program for self-balancing under ideal condition 
*Self-balancing under ideal condition 
*triggering signals generating 
vl 10 pulse (0 10 .lu 50u 50u .lu l00u) 
e2 2 O value {v(l)-l0} 
vmod 5 0 sin(0 4 100 0 0 0) 
esul 6 0 table {v(l)-v(5)} (-le-2,10) (le-2,0) 
esdl 10 0 table {v(6,0)} (2,l0) (3,0) 
esu2 7 0 table {v(2)-v(5)} (-le-2,10) (le-2,0) 
esd2 11 0 table {v(7,0)} (2,10)(3,0) 
*main circuit 
su3 16 24 6 O sswitch 
ds3 24 17 dmod 
du3 17 16 dmod 
su4 17 25 7 0 sswitch 
dsu4 25 18 dmod 
du4 18 17 dmod 
sdl 18 26 10 0 sswitch 
dsdl 26 19 dmod 
ddl 19 18 dmod 
sd2 19 27 ll 0 sswitch 
dsd2 27 20 dmod 
dd2 20 19 dmod 
dcl 40 17 dmod 
dc2 19 40 dmod 
*device models 
.model sswitch vswitch(ron=0.01 roff=le6 von=4 vof%2) 
.model dmod d(is=2e-15 bv=l500 tt=0 cjo=l p) 
*DC link initial voltages 
vdc 16 20 800 
c2 16 40 4000u ic=300 
c22 40 20 4000u ic=500 
*load parameters 
lload 18 41.1m 
rload 41 40 1 
cload 41 40 4u 
.tran 2u 600m 0 2u uic 
.options vntol=1m itl4=100 abstol=lm reltol=0.l itl5=0 
.probe v(40,20) i(dcl) i(dc2)
b 
.end
u
Appendix 6.2. PSPICE simulation program for self-balancing under non-ideal condition 
*PSPICE simulation under non-ideal condition -
_ 
*triangle carriers and sinusoidal reference 
vl 10pulse(010.1u 50u 50u .lu 100u) 
e2 2 0 value {v(1)-10} 
vmod 5 0 sin(0 4 100 0 0 0) 
*sinusoidal reference bias 
erro 42 0 value {-0.5} 
*triggering signals generating 
esul 6 0 table {v(l)-v(5)-v(42)} (-le-2,10)(1e-2,0) 
esdl 10 0 table {v(6,0)} (2,l0) (3,0) 
esu2 7 0 table {v(2)-v(5)-v(42)} (-le-2,10)(1e-2,0) 
esd2 11 O table {v(7,0)} (2,l0) (3,0) ' 
*main circuit 
su3 16 24 6 0 sswitch 
ds3 24 17 dmod 
du3 17 16 dmod 
su4 17 25 7 0 sswitch 
dsu4 25 18 dmod 
du4 18 17 dmod 
sdl 18 2610 0 sswitch 
dsdl 26 19 dmod 
ddl 19 18 dmod 
sd2 19 27 11 0 sswitch 
dsd2 27 20 dmod 
dd2 20 19 dmod 
dcl 40 17 dmod 
dc2 19 40 dmod 
*device models ' 
.model sswitch vswitch(ron=0.01 roff=le6 von"-=4 voff=2)
_ 
.model dmod d(is=2e-15 bv=1500 tt=0 cjo=1p) 
*DC link initial voltages 
vdc 16 20 800 
c2 16 40 4000u ic=400 
c22 40 20 4000u ic=400 
*load parameters 
11oad18 41.1m 
rload 41 40 1 
cload 41 40 4u 
.tran 2u 600m 0 2u uic 
.options vntol=1m itl4=100 abstol=1m reltol=0.1 itl5=0 
.probe v(40,20) i(dc1) i(dc2) 
.end
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Chapter 7. True-PWM-Pole Neutral-Point-Clamped (NPC) 
Inverter 
Abstract: This chapter introduces a transfonner comrection True-PWM-Pole NPC 
inverter. After a brief review of the existing work, the proposed circuit and its operation are 
discussed. The True-PWM-Pole and the ARCPI are then further extended to the diode 
clamping multilevel inverter (M>3). Experimental results from a 3kW half bridge True- 
PWM-Pole NPC inverter are given finally. 
7.1. Review of the Existing Work 
Literature review shows that several previous publications have associated the NPC 
inverter with soft switching. Earlier work may be traced back to the thyristor times when 
auxiliary network must be established to assist the tum-off of the thyristor switches. Fig. 7.1 
shows the thyristor three state inverter (NPC) assisted by the McMurray commutation 
network [33], which can be regarded as zero current switching NPC inverter in the present 
meaning. Auxiliary thyristors A4 and A2 assist the main thyristors S, and S3 while A3 and A4 
assist S2 and S4. However, auxiliary thyristors A4 and A4 have to block the whole DC link 
voltage, rather than half of it as the main thyristors do. 
fl i 
I 
S' 
C| v A 
Vdc/1
4 - az ^* 
O ¡Ioad› _
A 
S. 
“"°" S2 ^4 
I v~ 
1' I 
Fig. 7 . 1. Circuit diagram of the three state thyristor inverter.
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Besides zero current switching, both resonant DC link [142] and resonant pole [143] 
zero voltage switching methods have been considered for the NPC inverter. In the ARCPI 
NPC inverter [l43], as shown in Fig. 7.2, A1 and A2 assist the commutations of S3 and S,, 
while A3 and A4 assist S4 and S2. C,23 serves as snubbing capacitor for the center main 
switches S2 and S3. All the auxiliary switches A,-A4, however, have to see 3/4 of the DC link 
voltage, rather than 1/z by the main switches. 
S1 Cn _- V A 
1 
W
9 
í^z‹^.z A Vga
4 
W` S4 Cr4 
_"__. V A
Y 
Fig. 7.2. Circuit diagram of the ARCPI NPC inverter. 
z‹ 
Note that when the NPC structure is utilized for insulated' DC/DC conversion, soft 
,.. 
switching has been successfully achieved [144] [145] which promises wide application in 
high voltage area. The operation of which resembles the phase-shifted resonant bridge [l03]. 
7.2. Proposed Circuit Configuration 
The proposed transformer connection True-PWM-Pole NPC inverter circuit is shown in 
Fig. 7.3, which consists of the NPC main inverter circuit and two auxiliary branches. The first 
auxiliary branch (S32, S,3) assists the commutation of the first switching cell (S¡, S3) and fonns 
the first True-PWM-Pole; whereas the second auxiliary branch (S,2, SM) assists the 
commutation of the second switching cell (S2, S4) and forms the second True-PWM-Pole. 
Provided that the NPC neutral potential is stable, and in particular, the coupling between 
the two poles can be neglected, the operation of the two True-PWM-Poles are then actually 
independent from each other and each pole works as in the two level case.
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Fig. 7.3. The proposed True-PWM-Pole NPC inverter circuit. 
7 .3. Circuit Operation 
According to the switching state of the main NPC inverter shown in Table 7.1, when the 
first pole is active, the second pole will be at rest (S2 ON, S4 OFF and vc,,,=V,,,/2, vc,2=0). Four 
commutation processes can hence be distinguished: 
Table 7.1. Switching State of the main NPC Inverter 
S. Sz Sz S4 
Vâ«/2 ON ON OFF OFF 
0 OFF ON ON OFF 
-W2 OFF OFF ON ON 
(a) Positive load cturent, Dc¡+S2 to S,+S2 commutation; 
(b) Positive load current, S¡+S2 to Dc,+S2 commutation; 
(c) Negative load current, D2+D, to S,+Dc2 commutation; 
(d) Negative load current, S3+Dc2 to D2+D¡ commutation. 
For simplicity, only cormnutation details for processes (c) and (d) are detailed in the 
following. For which the next assumptions are made first: 
(a) NPC neutral potential is stable during nomial operation. Load current is constant during 
the commutation interval. . 
(b) Main switch tum-off and auxiliary switch tum-on happen at the same instant. Main switch 
tum-on signal is released when the detected voltage from the voltage monitor installed for
4 
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.each main switch declines to zero. Auxiliary switch conduction duration covers the whole 
commutation interval. 
(c) Transformer ratio is set to ensure the pole voltage swinging to the rail value during the 
commutation, as discussed in Chapter 2.
V 
Refer to the relevant theoretical wavefonns shown in Fig. 7.4 and the operation step 
diagrams shown in Fig. 7.5 and Fig. 7.6, the commutations proceed in the following steps. 
Process(c): Negative load current, D2+D, to S3+Dc2comrnutation: 
Step] (tg-t 1): Circuit steady state. D2+D,' carries the load current. Output voltage 
VA0=Vdc/2. 
Step2 (t 1-tz): Tum on S,, and tum off S¡ at t, simultaneously, which causes the 
conduction of Da, and D,,”, magnetization of L,,3 and current decreasing in D,. Voltage of 
kVdc/2 is reflected on N, setting-up a voltage source of Vdc(1-k)/2 forcing the resonance 
followed. 
. Step3 (tz-t3): D, is blocked at tz when im, rises to the load current level. After which Cfl 
is charged while C,3 is discharged. - 
Step4 (t3-t4): C,, is fully charged to Vdc/2 at t3. Dc, begins conduction. And S3 gating 
signal is released. 
Step5 (t4-t5): L,,3 current reaches load current at t4, after which S3+Dc2 begins carrying 
current. 
Step 6 (t 5-t6): Current through/voltage across N, extinguish at t5. S3+Dc2 carries the full 
load current. Sa, gating signal can be withdrawn. Circuit then reaches another steady state. The 
output voltage V A0=0. 
Process(d): Negative load current, S3+Dc2 to D2+D, commutation: 
Step7 (t6-t7): Tum on Sa, and tum off S3 at tô simultaneously which causes conduction 
of Da, and Dá”. Voltage of kVdc/2 is therefore established on N2 resulting in a voltage source 
of Vdc(1-k)/2 forcing the resonance. Load current moves from S3+Dc2 to D2 charging C,3 and 
discharging CH. 
Step8 (t7-tg): C,, gets fully discharged at tq after which current flowing in C,, and Cg 
transfers immediately to D,. S, gating signal is then released.
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Step9 (tg-t9): Voltage across/current through L,,3 dies out at ts, from which instant 
D2+D, carries the full load current. S,3 gating signal can then be withdrawn. Circuit arrives at 
the original steady state. Output voltage V A0=Vdc/2. 
To summarize, in the proposed circuit, the main switches work with soft turn-on (zero 
voltage switching) and snubbed tum-off, while the main diodes (freewheeling and clamping) 
work with zero current turn-off and zero voltage turn-on. Unlike the case in the conventional 
snubber where the snubbing capacitance is limited by the snubber loss, the parallel 
capacitance in the present case can be optimized for the switch turn-off loss. However, the 
main diode is characteristic of snap-on which is similar to the system assisted with 
conventional snubber. The loss accrued in such process is dependent on the wiring inductance 
and the diode forward recovery property. 
In the meantime, all the auxiliary devices including both switches and diodes work with 
soft tum-off (zero current switching). Moreover, despite the bridge configuration of the 
auxiliary devices, the tum-on of these devices are actually snubbed by the resonant inductor. 
Upon turn-on of an auxiliary switch, the opposite freewheeling diode carries no current and 
therefore its reverse recovery contribution can be neglected. Transfonner excitation are reset 
to zero after each commutation and causes no magnetic accumulation. In particular, the extra 
freedom in synthesizing the auxiliary voltage source for the resonance offered by the 
transformer greatly simplifies the control. 
Designing of the auxiliary branches has been discussed in Chapter 2. 
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Fig. 7.4. Switching sequence of the main and the auxiliary switches and the relevant waveforms.
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Fig. 7.5. Operation step diagrams for commutation process (c) D,+D2 to S,+DC2 commutation.
112 
n 1 1 n I 1 
Dzn Dzú' Sa: Dm Dal Das' Szú Dm: Ã 3,4 ‹¿ S1 Cri Z: °_| ‹¿ S1 ' Cn 
C. Í _ ¡,,,, V A c. _ ¡,,,, 7 A 
"*'°” Nm o Nz_'-'› 
' 
___ _V“°'* Nzo 0 mí* - q - 1 í É - 1 
À A 
Del ¡ Del 
D2 
- Ás' Â ' 2* EH Â ' -se 
:El Dall Sal Dsnl ` 
' 1+ Da'lDnl' Sal Dsnl 7 
° Diz DM' SM 
A ° 
D.¬z DM' sa Dzzâ Ã Z§°-I ‹¿ . ~¿ ZS 3°-I ‹A A Ú L C2 C1 
_V°°'2 N|`o ____Vd°n "lb 0 N2` É í É í -TP S4 Cn: 
[X14 V ¿ _ W V À Ã za 1. zz za 1. 
D¡¡4D;¡2' S32 Usa! DM Da2` 5a2 Dsa2 
Í I Í I 
step 7: t,-t7 step 8: t2-t3
U Ez 
rna
E
9s
> 
Fig. 7.6. Operation step diagrams for commutation process (d) S3+DC2 to D,+D2 commutation. 
7.4. Topologies for Multilevel Case (M>3) 
'Zero voltage switching for multilevel diode clamping inverter (M >3) can be achieved 
by installing an auxiliary network based on either the whole multilevel leg or each two level 
switching cell of it. ` 
7.4.1. Zero Voltage Switching on the Per-Leg Basis 
Both True-PWM-Pole and ARCP methods are applicable for multilevel case. For the 
True-PWM-Pole method, the auxiliary branch is established by the same multilevel leg as the 
main leg, as shown in Fig. 7.7, where the commutations of S,, S2, S3, Sl”, S2”, and S3” are 
assisted by S,,, Sa2, S,,3, S,,°, S,,2' and S83' respectively and three True-PWM-Poles are formed. 
Transfonner ratio should be set less than' 1/6 to ensure zero voltage switching. 
In the case of ARCP method, the auxiliary branch can be established by the sub-circuit 
of a M+l level leg, as shown in Fig. 7.8. The commutations of S,, S2, S3, S,', S2”, and S3' are 
assisted by S,,, S,2, S,3, Sal”, S,2” and S,3° respectively and three ARCP poles are formed. 
Each main switching cell and its corresponding auxiliary switching cell work in the same way 
as in the two level case.
_ 
In this approach, all the poles share the same resonant inductor and transformer. 
However, resonant current always flows through three devices in series. In addition, all the 
inner auxiliary Switches are indirectly clamped as the main switches.
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Fig. 7.7. A transformer connection True-PWM-Pole four level diode clamping inverter leg. 
The auxiliary switches block l/3 of the DC link voltage, same as that by the main switches. 
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Fig. 7.8. An ARCP four level diode clamping inverter leg. The auxiliary switches block 1/6 of the DC link 
voltage, half of that by the main switches.
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7.4.2. Zero Voltage Switching on the Per-Cell Basis 
Zero voltage switching of the diode clamping multilevel inverter can also be achieved 
based on each two level switching cell with True-PWM-Pole or ARCPI methods. In this 
approach, individual two level auxiliary branch is installed for each switching cell, as shown 
in Fig. 8. 11 for the case of True-PWM-Pole and Fig. 8.12 for the case of ARCP. 
In comparison with the previous approach, each pole has its own resonant inductor. 
However, resonant current flows through only one auxiliary switch, which avoids the problem 
of indirect clamping in the auxiliary network. 
7.5. Experimentation 
The experimental IGBT half bridge prototype, as shown in Fig. 7.9, employs a 
sinusoidal modulating signal and two vertically shifted carriers for the main circuit 
modulation, as discussed in Chapter 6. The neutral potential is not actively controlled and 
instead is stabilized counting on the inherent self-balancing mechanism. Specifications and 
parameters are given in Table 7.2: - 
Í F 
Dal DM Sa] Dsafl 
ZS ‹À 51 Cr 
Cl l|_¡»¡3 ' A _ _V_**""1 N iu 0 Nz _"`› 
Du Cr3 D2 Ã ‹A A A ilond io 
Daft Dal' Sal Dsnl í› “› 
O A Dzz Dzzz' 5.14 05.4 Cr, D, Lf L
r 
D t c 
z 
Z* 3°* ° ' f W”
1 
__V“'/2 N1`o o N2'
O 1 _í í ___' 
54 Cr4 
LY24 
ZS ÃO-l ‹A à L DM Dflz' Saz Dsaz 
Í Í 
Fig. 7.9. Circuit diagram of the 3kW half bridge laboratory prototype. 
Table 7.2. Prototype specifications and parameters 
Specifications P0=3.2kW, V,,,=720V, V°_,m,=l40V, I°,m,=22.8A 
Parameters k=0.45, T=l53.6uS, C,=0.luF, L,=l5uH, M=0.62
'V VAO 
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Four IGBT modules (SKM50GBl23D,l200V/SOA) are employed as the main and 
auxiliary switches. Eight ultra-fast HFA30TA60C (600V/30A) diodes work as the auxiliary 
diodes. Two storage capacitors C, and C2 each rated at 360V/3300uF form the center tap. 
Output second order filter: Lf=6.5mH, Cf=12uF. For each main switch, a zero voltage 
detecting circuit as discussed in Chapter 5 is installed. 
Under the given conditions, the maximum commutation duration is calculated to be 
9.4uS. The width of the auxiliary switch gating signal is set at 12uS, and the 
Minimum/Maximum pulse widths are set at l4.4uS and 96uS respectively. Dead time of 
2.4uS is introduced between the gating signals for the two main switches in each switching 
cell. Gating signals for the main and auxiliary switches are created in EPROM 27256M. 
Appendix 7.1 lists the BASIC program. 
Fig. 7.10 shows the three level output of the inverter. Fig. 7.11 shows the output voltage 
and current after filtering. Fig. 7. l2(a)- (d) show the typical four commutation processes. 
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Fig. 7.10. The three level output of the NPC inverter. 
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Fig. 7.1 1. Output voltage/current after filtering.
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Fig. 7.12. Four typical commutation processes of the first resonant pole. 
Fig. 7.13 shows the auxiliary switch voltage and resonant inductor current waveforms at 
load current ikm, =8A. For switch to diode commutation, with a theoretical commutation 
duration of 4.6uS and a resonant peak current of 17.5A, the experimental values are 4.luS 
and l4.5A respectively. For diode to switch commutation, with a theoretical commutation 
duration of 7 .3uS and a resonant peak cLu'rent of 32.5A, the experimental values are 7uS and 
27A respectively. 
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Fig. 7.13. Auxiliary switch voltage and resonant inductor current.
7 6. Conclusions 
The foregoing analysis and experimentation justify the following conclusions: 
The proposed scheme ensures zero voltage tum-on and capacitive turn-off of the main 
switches, without causing any voltage/current spikes across these switches. 
The proposed scheme ensures inductive turn-on and zero current turn-off of the auxiliary 
switches, without causing any voltage spike. 
Main freewheeling diode works with zero voltage turn-on, zero current tum-off. 
Oscillation may occur during the diode forward recovery process due to the fast current 
transfer from the snubbing capacitors to the diode 
Characteristic curves presented in Chapter 2 regarding the commutation duration, resonant 
inductor peak current and resonant inductor RMS current is verified. 
Both transfonner connection True-PWM-Pole and ARCPI schemes are extensible to 
multilevel diode clamping multilevel inverter, achieved either on the per-cell basis or on 
the per-leg basis. The per-cell circuit requires multiple magnetics, its resonant current 
flows through only one auxiliary device. In comparison, unique magnetics are used in the 
per-leg circuit, however, the resonant current flows through multiple auxiliary devices.
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Appendix 7.1. BASIC program for generating the gating signals in EPROM27256 
970 U = 1 'DATA OUTPUT LINES COUNTER 
980 OPEN "A:SPWMNPC.DAT" FOR OUTPUT AS #1 
990 PRINT #1, ":10"; 'FIRST DATA OUTPUT LINE FORMAT 
1000 PRINT #1, "00O000"; 'FIRST DATA OUTPUT LINE FORMAT 
1010 FORI = 0 TO 127: 'SELECT SWITCHING CYCLE 
1020 RA1= 0: RA4 = 0 
1030 FOR K = 128 * I TO 127 + 128 * I: 'SELECT ADDRESSES ' 
1040IFO<=K-I* 128ANDK-I* 128<=64THENVA=K-I* 128+64ELSEVA= 128-(K-I* 128) 
+ 64'TRINGLE VB GENERATORIOSO VB = -64 + VA 'TRINGLE WAVE VA GENERATOR 
1050 VB = VA - 64 
1060 PI=3.14159 A 
1070 VC = 64 + 40 * SIN(2 * PI * K/ 16384) 'MODULATING WAVE GENERATOR › 
1080IFVC>64ANDVA<=VCANDVC<=VA+2AND64<=K-I*128ANDK-I*128<=127 
THENMMP=0ELSEMMP=MMP+l ' . 
1090 IF VC > 64 AND 1 <= MMP AND MMP <= 12 THEN MINP = 1 ELSE MINP = 0 
1100 IF VC>VA ANDO<=IANDI<= 63 AND MMP>= 1 THEN SI1 = 1 ELSE SI1 =0 
1110 SJ1=SI1 ORMINP 
1l20SJ3=1-SJ1 
1130 IF 1 <=MMPAND MMP<=2AND SJ1 = 1 AND VC>64 THENDA3 = 1 ELSE DA3 =0 
1140 IF 1 <= MMP AND MMP <= 10 AND SJ1= 1 AND VC > 64 THEN SA3 =1 ELSE SA3 = 0 
1150IFSJl =0ANDO<=IANDI<=63ANDVC>64ANDO<=K-I* 128ANDK-I* l28<=63 THEN RA1=RA1+1ELSERA1=RAl 
1160 IF 1 <=RA1 AND RA1 <=2THEN DA1 = 1 ELSEDA1 =0 
1170 IF 1 <=RA1 AND RAI <= 10 THEN SA1 = 1 ELSE SA1 =0 
11s011=vE<=vcANDvc<=vB+2AND0<=1<-1*12sAND1<-1*12s<=63 THENMMN=0ELSE MMN=MMN+1 
1190 IF vc < 64 AND 1 <= MMN AND MMN <= 12 THEN M1NN = 1 ELSE MINN = 0 
1200 IF vc < VB AND MMN >= 1 THEN S14 = 1 ELSE S14 = 0 
1210 SJ4 = S14 011 M1NN 
1220 S12 =1- SJ4 
1230 IF 1 <= MMN AND MMN <= 2 AND SJ4 = 1 AND vc < 64 THEN DA2 = 1 ELSE DA2 = 0 
12401F 1 <= MMN AND MMN <= 10 AND SJ4 = 1 AND vc < 64 THEN SA2 = 1 ELSE SA2 = 0 
12s01F S14 = 0 AND vc < 64 AND 64 <= K -1*12s AND K -1* 128 <=127 THENRA4 = RA4 +1 ELSE RA4=0 - 
1260 IF 1 <= RA4 AND RA4 <= 2 THEN DA4 = 1 ELSE DA4 = 0 
1270 IF 1 <= RA4 AND RA4 <= 10 THEN SA4 = 1 ELSE SA4 = 0 
1280 Sl=SJ1-DA3:S2=SJ2-DA4:S3=SJ3 -DAI: S4=SJ4-DA2 'MAIN SWITCH COMMAND 1290A=SA4*2^7+SA3*2^6+SA2*2^5+SA1*2^4+S4*2^3+S3*2^2+S2*2^1+S1*2 
^0 
1300 ' PRINT #1, I; S1; SA1; S2; SA2; S3; SA3; S4; SA4 
1310 IFK=U*16THEN 
1330 U = U + 1 
1340 IF TOTAL < 255.5 THEN 
1350 IF TOTAL < 15.5 THEN 
1360 PRINT #1, "00"; HEX$(TOTAL) 
1370 ELSE
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1380 PRINT #1, "0"; HEx$(TOTAL) 
1390 END IP 
1400 ELSE 
1410 PRINT #1, HEx$(TOTAL) 
1420 END IF 
1430 TOTAL = 0 
1440 PRINT #1, "z"; HEx$(K / (U - 1)); 
1450 IP K < 16 THEN A 
1460 PRINT #1, "000"; 
1470 ELSE 
1480 IF K < 256 THEN 
1490 PRINT #1, "00"; 
1500 ELSE 
1510 IP K < 4096 THEN 
1520 PRINT #1, "0"; 
1530 END IP 
1540 END IP 
1550 END IF 
1560 PRn×IT #1, HEx$(K); "00"; 
1570 END IE 
1580 TOTAL = TOTAL + A 
1590 II=A< 15.5 THEN 
1600 PRINT #1, "0"; HEx$(A); 
1610 ELSE 
1620 PRINT #1, HEx$(A); 
1630 END IE 
1640 NEXT K 
1650 NEXT I 
1660 IF TOTAL < 256 THEN 
1670 PRINT #1, "0"; HEx$(TOTAL); 
1680 ELSE 
1690 PRINT #1, HEx$(TOTAL); 
1700 END IE 
1710 CLOSE 
1720 END
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Chapter 8. A New Diode Clamping Multilevel Inverter 
Abstract: This Chapter proposes a new diode clamping multilevel inverter, which rids of 
the series association of the clamping diodes in the conventional multilevel inverter. 
Operation fimdamentals as well as the snubbing methods for the new inverter are discussed. 
Experimental results from a 3kW half bridge prototype are also presented. 
8.1. Series Association of Diodes in the Conventional Inverter 
In a conventional diode clamping multilevel inverter [35][36], voltage rating of each 
clamping diode is dependent on its position in the inverter. For each leg, one can find two 
diodes each sees reverse voltage stress of: 
M - l - K 
Vdioâe = Ífvdc . _ (3-1) 
where M is the number of inverter levels, k goes from l to M-2, Vdc is the DC link voltage. 
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inverter leg, where clamping diode has to block association with the switching state in the 
high voltage. conventional inverter.
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For a five level case, as shown in Fig. 8.1, D, and D6 see Vdc/4, D3 and D4 see 2V,,c/4, D2 
and D5 see 3Vdc/4, whereas each main device see only Vdc/4. Fig. 8.2 shows how the blocking 
voltage is related to the switching state. ' . 
While in a practical situation the main device voltage rating is always fully utilized, it is 
hence difficult to have fast tum-off diode in the market with multiple voltage rating and yet 
comparable performance. In high voltage P-N junction designing, larger breakdown voltage is 
always accompanied by higher on-state loss and longer turn-off transience. 
The common solution to this problem is to put appropriate number of diodes in series. 
The five level case is shown in Fig. 8.3. Diodes in series, though less problematic than GTOs 
in series, is by no means an optimal solution. Unequal static or dynamic voltage sharing can 
happen, due to the diversity of switching characteristics and stray parameters of the diodes in 
series. Measures to prevent the potential over-voltage problem by providing large snubber 
capacitor and high power resistor network lead to an expensive and voluminous system. 
8.2. Operation of the New Inverter .
_ 
A new diode clamping multilevel inverter has been proposed. For the five level case, as 
shown in Fig. 8.4, a total of 8 switches and 12 diodes are used, the same amount as that in the 
conventional inverter. The pyramid structure is extensible to infinite number of levels unless 
otherwise practically limited. . 
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Fig. 8.3. Conventional diode clamping multilevel Fig. 8.4. Proposed new diode clamping multilevel 
inverter with diodes in series. inverter.
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8.2.1. Switching Cells of the New Inverter 
The new inverter can be decomposed into two-level switching cells which constitute its 
basic operation units. For the ifive level leg, one can define (5-1) switching cells as shown in 
Fig. 8.5 (a), (b), (c) and (d). In cell (a), the leg output moves from Vdc/2 to Vdc/4 or the reverse. 
In the same sense, the output moves from Vdc/4 to 0 or the reverse in cell (b), from 0 to -Vdc/2 
or the reverse in cell (c), and from -Vdb/2 to -Vdc/4 or the reverse in cell (d). 
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Fig. 8.5. The four switching cells of the new diode clamping multilevel inverter.
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To further illustrate how each switching cell works as a two level inverter, the forward 
and freewheeling paths for the up/down arms of cell(b) are shown in Fig. 8.6(a) and (b) 
Current paths for the other cells can be analogously found. 
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Fig. 8.6. Forward and freewheeling paths for cell (b). 
The above decomposition presumes that the output dv/dt is constrained to a single 
device dv/dt, which has been regarded as one of the most notable attribute of the multilevel 
inverter over the plain series of devices. To work within this constraint, each switching action 
must only involve one switching cell. Simultaneous switching of more than one switching cell 
runs no difference with direct series 'association and is forbidden in operation. 
8.2.2. Switching State of the Diode Network 
Take cell (a) for example. In this cell, S2, S3 and S4 are always ON, while S1 and S,° 
work altematively connecting the output to Vdc/2 or Vdc/4 respectively. The remaining 
switches of the leg, S2”, S3' and S4” are always OFF. Thus D2, D2 and D,2 must be in clamping 
state and each blocks zero voltage ideally. Moreover, D,, D2 and Dn each must always follows 
the state of S1”, as shown in Fig. 8.5(a). 
In the same sense, for cell (b), D, and D9 follow the state of S2” while D2 follows the 
state of S2, as shown in Fig. 8.5(b); for cell (c), D, follows the state of S3”, D4 and D8 follow
the state of S3, as shown in Fig. 8.5(c); and in cell (d), D6, Dm and Dn follow the state of S4, as 
shown in Fig. 8.5(d). The switching state of the diode network can thus be summanzed in 
Table 8.1, which is further graphically shown in Fig. 8.7. 
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Table 8.1. Switching State of the Diode Network verses the switch state 
1: Device blocks zero voltage ‹ 
0: Device blocks Vdc/4 voltage 
Switch state 
Diode state 
Output 
level 
S, S, 
' S2 S2' S, S3' S., S4' 
Dl: D7: Dil D2 D3: D9 D4› D8 D5 D6: DI0› D 
Vdc/2 1 O l V0 l O 1 
Vdc/4 0 li l 0 1 O il
0 0 l _ 0 l l 0 l 
'Vdc/4 0 1 017,0 lvl 
'Vdc/2 O l 0.170 l 0 
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Fig. 8.7. Illustration of the switching state in the new diode clamping multilevel 
. inverter in relation to the output voltage level.
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8.2.3. Switch and Diode Clamping Mechanism
' 
Refer back to Fig. 8.5 (a). Obviously, S, is directly clamped by D, after it°s turn-off, 
while S,' in series with D2, D,, and D,2 is clamped by D,,, D,2, DS3 and DS., after its tum-off. 
Further, D,, in series with D2 and D,, is clamped by D,,, D,2 and DS3; D, in series with D2 is 
clamped by Ds, and D,2, while D, is directly clamped by D,,. 
Suppose that when S2”, S3' and S,,” are all OFF, and each of them blocks Vdc/4 voltage, 
D2, D,,, D,2 each will then block zero voltage. Then, S, and S,°, D,, D2, D,, are all clamped to 
Vdc/4. Among which S,, D, are directly clamped while S,”, D,, D,, are indirectly clamped. 
Similar mechanism can be witnessed with cell (b), where S2”, D3, D9 as well as S2, D2 
are all clamped. Among which D2, D3 are directly clamped while S2”, D,, S2 are _indirectly 
clamped. In cell (c), S3”, D3 and S3, D,,, D4 are all clamped. Among which D,,, D, are directly 
clamped while S3”, S3, D,, are indirectly clamped. In cell (d), S4' and S,,, D6, D,,,, D,2 are all 
clamped. Among which S,,”, D6 are directly clamped while S,,, D,,,, D,2 are indirectly clamped. 
As a result, for the proposed new inverter, not only the switches are clamped, so are the 
clamping diodes. Among them, the 8 lateral components ( S,, S4”, D,, D2, D3, D,,, D3, and 
D6) are directly clamped, the remaining devices, however, are all indirectly clamped. 
8.2.4. Over-Voltage from Indirect Clamping 
Considering the commutation process from S,”, D,2, D3, D2 to D,,, DS3, D,2, Ds, in cell 
(a). After the turn-off of S,”, the demagnetization of the parasitic inductance LS in the 
clamping path causes over-charging of S,° (stray capacitance) and discharging of S2”, S3” and 
S4” (stray capacitances), as shown in Fig. 8.8. Such over-charging and discharging will be 
maintained because the discharging/charging paths are blocked by D2, D,, and D,2. 
Consequently, S,° blocks higher than Vdc/4 while S2”, S3”, S4” together block less than 3V,,2/4 
and D2, D,,, D,2 together sees the voltage difference between VS,» and Vdc/4. In the meanwhile, 
D,, sees Vdc/4 plus VD2 plus VD8, D, sees Vdc/4 plus VD2, while D, sees Vdc/4. 
The indirect clamping and the subsequent over-voltage problem holds also for S2” and 
S2, S3' and S3, and S,, together with their relevant diodes in cell(b), cell(c) and cell(d). 
Due to the fact that the stray capacitance of the neighboring outer switch experiences 
once more discharging, the neighboring outer device (switch and its relevant diodes) always 
blocks less voltage while the inner device always blocks more voltage. The innermost device, 
of course, is always exposed to the highest voltage stress.
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Over-voltage problem arising from the indirect clamping exists with any diode clamping 
multilevel inverter. Measures such as refined construction and appropriate snubbing are 
believed to be helpful in mitigating this problem. Moreover, it can be eliminated if the 
clamping paths are made bi-directional by anti-paralleling to each clamping diode a small- 
rating switch. 
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Fig. 8.8. Illustration of the over-voltage across S,?, D, and D,, due to demagnetization of Ls. 
8.3. Snubbing/Soft Switching of the New Inverter 
The true attractiveness of the multilevel inverter consists in the expanded capacity of an 
installation where GTOs are most likely the choice as the switching element. Hence snubber 
designing plays a role. However, snubbing techniques for the diode clamping multilevel 
inverter (M>3) have not beencovered until the most recent in the literature, probably due to 
the underlying difficulty in arranging efficient turn-on snubbers for the inner switching cells 
with bi-directional busses. Non-polarized turn-on snubbers are especially inefficient. 
When GTOS are not the choice of device, the clamping scheme shown in Fig. 8.9 and 
the snubbing scheme shown in Fig. 8.10 shall apply. In Fig. 8.10, instead of linear reactors 
limiting di/dt over the full load range, saturable reactors are used which go out of saturation at 
the right moment to limit the diode reverse recovery overshoot.
V
128 
i |ü,- ‹›-lp É ‹. ‹ 
‹›-| ‹. Fi ‹~ 
z F = A ~ *A '*='=¡~§<~_ gl ~ - ‹› _ - ~ - 4:- "
‹- 
 
~ ‹~ 
__ LE.. 1. _' . 1. " ' 
‹› Í" ~ vê 
-Dl 
*Q 
Fig. 8.9. Clamping scheme for the new diode clamping Fig. 8.10. Snubbing scheme for the new diode 
» multilevel inverter, extensible to any level. clamping multilevel inverter, extensible to any level . 
In addition, both True-PWM-Pole and ARCPI soft switching methods are applicable to 
this new inverter, as shown in Fig. 8.11 and Fig. 8.12. In comparison with the arrangements 
shown in Fig. 7.7 and Fig. 7.8, the auxiliary branches are installed based on each individual 
switching cell.
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each switching cell. Main circuitry ZVS switching, auxiliary circuitry ZCS switching. 
8.4,¿Experimentation 
A scaled half bridge prototype has been built for verification of the new inverter. Four 
120V DC power sources each in series with a 10mH inductor establish the four separate DC 
supplies for the DC link. A 8mH inductor in series with a l2Q resistor are comiected at the 
output, as shown in Fig. 8.13. Fundamental frequency modulation scheme eliminating the 5th 
and-'the 7th harmonic is implemented. The BASIC program for generating the gating signals 
in EPROM 27256 is listed in Appendix 8.1. Experimental results are shown in Fig. 8.14. 
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Fig. 8.13. Experimental set-up of the proposed diode clamping inverter. 
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Fig. 8. l4(a). Output voltage and load current waveforms. 
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Fig. 8. l4(c). Sum of D3 and D4 currents in relation to the output voltage.
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Fig. 8. l4(d). Sum of D5 and D6 currents in relation to the output voltage. 
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Fig. 8.14(e). Sum of D7 and D8 currents in relation to the output voltage. 
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Fig. 8.l4(f). Sum of D9 and Dl0 currents in relation to the output voltage.
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Fig. 8.l4(i). S3 blocking voltage in relation to the output voltage.
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Fig. 8.l4(l). Up-ar1n(Sl+S2+S3+S4) blocking voltage.
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8 5. Conclusions 
Due to the multiple blocking voltages, series associations of clamping diodes are needed in 
the conventional diode clamping multilevel inverter, which results in static and dynamic 
voltage sharing problem among the diodes in series. Large RC network dealing with this 
problem leading to voluminous and expensive system. 
The proposed new diode clamping multilevel inverter is structured with built-in clamping 
for all the clamping diodes in the clamping network. Thus all components in the new 
circuit are clamped. The problem of series association of clamping diodes with the 
conventional diode clamping multilevel inverter structure is solved. ' 
Over-voltage across the inner devices as a result of indirect clamping is inherent with both 
the conventional inverter and the new inverter. Current loop inductances play the key role 
in exciting the problem. Reasonable efforts in layout designing, device selecting (low 
internal inductance) as well as snubber positioning are helpful in mitigating the problem.
¢› 
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Appendix 8.1. BASIC program for generating the gating signals in EPROM 27256M 
1120 U = 1 'DATA OUTPUT LINES COUNTER 
1130 OPEN "A:MULTD.DAT" FOR OUTPUT AS #1 
1 140 PRINT #1, ": 10"; 'FIRST DATA OUTPUT LINE FORMAT 
1150 PRINT #1, "000000"; 'FIRST DATA OUTPUT LINE FORMAT 
1160 FORK = 0 TO 16383 
1170 IF K <= 5498 ORK>= 10883 AND K <=16383 THEN S11 = 1 ELSE S11= 0 4 
1180 IF K>= 5500 AND K <= 10881 THEN S1=1 ELSE S1= 0 
1.190 IF K <= 4340 OR K >= 12041 AND K <=16383 THEN S22 = 1 ELSE S22 = 0 
1200 IF K >= 4342 AND K <= 12039 THEN S2 = 1 ELSE S2 = 0 
1210 IF K <= 3847 OR K >= 12534 AND K <=16383 THEN S33 = 1 ELSE S33 = 0 
1220 IF K >= 3849 AND K <= 12532 THEN S3 = 1 ELSE S3 = 0 
1230 IF K <= 2689 OR K >= 13692 AND K <= 16384 THEN S44 = 1 ELSE S44 = 0 
1240 IF K >= 2691 AND K <= 13690 THEN S4 = 1 ELSE S4 = 0 
1250A=S22*2^7+S11*2^6+S4*2^5+S3*2^4+S44*2^3+S33*2^2+S2*2^1+S1*2^
O 
' PRINT #1, S1; S11; S2; S22; S3; S33; S4; S44; K; 
1260 IFK=U* 16 THEN 
1270 U = U + 1 
1280 IF TOTAL < 255.5 THEN 
1290 IF TOTAL < 15.5 THEN 
1300 PRINT #1, "00"; HEX$(TOTAL) 
1320 ELSE 
133.0 PRINT #1, "0"; HEX$(TOTAL) 
1350 END IF 
1360 ELSE 
1370 PRINT #1, HEX$(TOTAL) 
1390 END IF 
1400 TOTAL = 0 
1420 PRINT #1, ":"; HEX$(K / (U - 1)); 
1430 IF K < 16 THEN 
1440 PRINT #1, "000"; 
1450 ELSE 
1460 IF K < 256 THEN 
1470 PRINT #1, "00"; 
1480 ELSE 
1490 IF K < 4096 THEN 
1500 PRINT #1, "0"; 
1510 END IF 
1520 END IF 
1530 END IF
O 
1540 PRINT #1, HEX$(K); "00"; 
1550 END IF 
1560 TOTAL = TOTAL + A 
1570 IF A < 15.5 THEN 
1580 PRINT #1, "0"; HEX$(A); 
1590 ELSE 
1600 PRINT #1, I-IEX$(A); 
1610 END IF 
1620 NEXT K 
1630 IF TOTAL < 256 THEN 
1640 PRINT #1, "0"; HEX$(TOTAL); 
1650 ELSE 
1660 PRINT #1, HEX$(TOTAL); 
1670 END IF 
1680 CLOSE 
1690 END
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Chapter 9. General Conclusions 
This thesis is dedicated to the soft switching techniques of the multilevel inverters. 
Included are also the background treatments as regards the main circuits. 
Chapter 1 of this thesis deals with the ftmdamentals of the multilevel inverters. The 
existing approaches for implementing high voltage high power inverters utilizing device 
association or cell association are inspected first. While series association of devices offers 
advantage in terms of redundancy, the output waveform and dv/dt are not favored from the 
multiple devices. Converterpassociation, on the other hand, necessitates insulation either on 
the AC side or the DC side which means additional magnetics. The multilevel inverters 
evolved from cell association, however, generate multi-step outputs without heavy magnetics. 
The diode clamping multilevel inverter suffers from indirect clamping, potential drift, 
clamping diodes series and snubbing problems etc; Except for the Neutral-Point-Clamped 
(NPC) inverter which is free from the last three problems, practical application can hardly be 
realized before relevant solutions are verified. Theoretically, the inverter is relieved from the 
potential drift problem when pure reactive power is transferred. 
The capacitor clamping inverter is exempt from the above problems. However other 
shortcomings arise such as the parasitic inductances resulted from the clamping capacitors, as 
well as the heat capacity required for these capacitors. It seems more applicable than the diode 
clamping inverter in the high level case especially when active power transfer is involved. 
This chapter also reviews the snubber schemes reported for the NPC inverter. Before 
which snubbers for two-level inverter are compared. The use of dissipative snubber leads to 
such objectionable problems as snubber loss, voltage/current spikes, series reactor loss as well 
as the adverse effects from the snubbing diodes. These problems become more pronounced for 
multilevel inverters. For regenerative snubber, even though the snubber loss is recovered, the 
expected increase in operating frequency is limited by the complexity of the recovery 
circuitry, while the other problems remain. 
Chapter 2 assesses the reported two-level inverter soft switching techniques and 
proposes the transformer connection True-PWM-Pole circuit. While the Actively-Clamped 
Resonant-DC-Link-Inverter (ACRLI) is not regarded suitable for power level beyond 300kW 
because of the cost, size and cooling issues of the resonant inductor, the Auxiliary-Resonant- 
Commutated-Pole-Inverter (ARCPI) suffers from the measuring and controlling difficulties to
.._,., 
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guarantee the zero voltage switching especially when the DC center tap potential drift is taken 
into account. 
The transformer comiection True-PWM-Pole circuit guarantees zero voltage switching 
of the main device without any of the problems associated with the conventional snubber and 
without any additional measuring or controlling. In the meanwhile, zero current switching of 
the auxiliary device is simultaneously attained without the affliction of voltage spike due to 
the bridge configuration, which is a significant advantage over the regenerative snubber where 
baby snubber is always required for the recovery chopper in hard switching. Depending on the 
designing, the auxiliary device can be rated at about 1/4 of the main device. The duty cycle 
loss due to the resonance transition is comparable to that of the conventional snubbed inverter. 
The transformer comection True-PWM-Pole circuit is verified by a 5kW prototype. 
Besides transformer connection, auto-transformer connection and capacitor connection 
True-PWM-Poles are also discussed. Even though the auxiliary device current stress is further 
.W 
halved, the freewheeling current flow during the non-comrnutation interval evolved from the 
magnetizing current renders the normal auto-transformer connection hardly applicable before 
practical measures are found.
. 
The freewheeling current problem is solved in the modified auto-transformer connection 
family, which is verified by a 5kW prototype. A simple snubbing is needed for the series 
diode to suppress the voltage spike. The variations of this family allow for further reduction in 
the auto-transformer voltage/current rating or the resonant inductor current rating, which are 
also tested in the laboratory.
H 
The capacitor connection circuit, on the other hand, eliminates the magnetics at the price 
of the fairly augmented resonant circuit stress. 
In Chapter 3, the clamping voltage stability in the three level capacitor clamping 
inverter is explored. Under sub-harmonic modulation, the clamping voltage is stable as far as 
the inverter load is not pure-reactive, due to the inherent feedback mechanism. The clamping 
voltage response exhibits typical one-order system characteristics. The time constant of which 
is dependent on the load properties, modulation index, clarnping capacitance etc. 
When asymmetries are taken into account, typically gating and switching mismatches, 
the clamping voltage is balanced at a new operation point other than the nominal value, as a 
result of the joint effects of the self balancing ability and the asymmetry. In addition, dead
138 
time is not expected to cause any clamping voltage drift, because of its symmetrical influence 
to the two switching cells during the local switching cycle. 
With sub-harmonic modulation, active control over the clarnping voltage where 
necessary can be realized by vertically shifting oneof the triangle carriers according to the 
deviation direction and the load current direction. Clamping voltage is adjusted on the 
switching cycle basis. 
The self-balancing ability is proved in a half-bridge three level prototype system. 
Chapter 4 introduces a True-PWM-Pole three level capacitor clamping inverter. By 
installing the transfonner connection True-PWM-Pole to each of the two switching cells, zero 
voltage switching for all the main devices and zero current switching .for all the auxiliary 
devices are secured, with the same performance as that in the two level inverter. 
In particular, the proposed True-PWM-Pole arrangement for the outer switching cell 
further guarantees the stiffness of the clamping voltage due to the damped second order 
charging/discharging paths established by the auxiliary circuitry. Most positively, the normal 
auto-transformer connection True-PWM-Pole is now applicable to the outer switching cell 
because the freewheeling current path in this case is blocked by the clamping capacitor. 
The transformer connection True-PWM-Pole technique along with the Auxiliary- 
Resonant-Commutated-Pole-Inverter (ARCPI) both are extensible to the capacitor clarnping 
multilevel inverter (M>3). Two general zero voltage switching topologies for the capacitor 
clamping multilevel inverter (M>3) are obtained. 
In Chapter 5, the 3kW experimental set-up for the half bridge three level capacitor 
clamping inverter is described in details. The prototype employs four SEMIKRON IGBT 
modules each rated at 1200V/50A driven by four single intelligent drivers (SKHI10) for the 
two main modules and two double intelligent drivers (SKHI23) for the two auxiliary modules. 
Between the driver and device, a zero voltage detecting circuit is inserted. Gating signals are 
generated in EPROM 27256M, and time durations including the auxiliary gating signal width 
and the main gating signal width are set as discussed in Chapter 2. 
The proposed circuit and the analyses are well verified through the experimental results 
from this prototype. 
Chapter 6 is concemed with the neutral potential stability in the NPC inverter. Under 
sub-harmonic modulation, the neutral potential is stable as far as the inverter load is not pure- 
reactive, due to the inherent feedback mechanism. The neutral potential response exhibits
M,-4. 
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typical one-order system characteristics. The time constant of which is dependent on the load 
properties, modulation index, DC link capacitances etc. 
When asyrnrnetries are taken into account, typically gating and switching mismatches, 
the neutral potential is balanced at a new operation point other than zero, dependent on the 
joint effects of the self balancing ability and the Vasyrnmetry. Similarly, the dead time is not 
expected to cause any neutral potential drift because of its symmetrical influence to the two 
switching cells during the ftmdamental cycle. 
When Space-Vector-Modulation (SVM) is used, the need for appropriate distribution of 
the redundant states of the small vector arises, active control over the neutral potential 
becomes indispensable. On the other hand, with sub-harmonic modulation, active control 
when needed can be effected by vertically shifting the modulating reference according to the 
deviation direction and the operation mode (rectifying or inverting). 
, , 
Self-balancing under ideal and non-ideal conditions are verified by PSPICE simulations. 
¿¿¡« Chapter 7 proposes a True-PWM-Pole three level NPC inverter. By installing the 
transformer comrection True-PWM-Pole to each of the two switching cells, zero voltage 
switching for all the main devices and zero current switching for all the auxiliary devices are 
secured, with the same performance as that in the two level inverter.
, 
¿¿_¡_ The transformer connection True-PWM-Pole technique along with the Auxiliary- 
Resonant-Commutated-Pole-Inverter (ARCPI) both are extensible' to the diode clamping 
multilevel inverter (M>3). The auxiliary circuitry can be configured on the per-cell or per-leg 
basis. The per-leg structure needs only one resonant inductor and one auxiliary transforrner, 
while in the per-cell case, each cell needs an inductor and a transforrner. However, the per-leg 
structure suffers from the indirect clarnping problem also in the auxiliary circuitry, and 
moreover, resonant current flowing involves multiple devices in the path. 
Such extension leads to four general zero voltage switching topologies for the diode 
clamping multilevel inverter. 
T 
Finally, in Chapter 8, a new diode clamping multilevel inverter is proposed, which 
solves the problem of series association of diodes in the conventional diode clamping inverter. 
However, the other aspects of operation remain the same as the conventional one. 
In summary, the following conclusions are drawn from this thesis:
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0 Multilevel inverters enable high voltage operation and multi-step output without 
requiring any magnetics insulation. 
0 The clamping voltage in the capacitor clamping inverter and the neutral potential in 
diode clamping inverter are both self-balancing under sub-harmonic modulation so long as the 
load is not pure reactive. 
0 The use of snubber leads to the reduction of the switching stress but not necessarily 
any significant increase in the switching frequency. › 
0 Transformer connection True-PWM-Pole technique offers an altemative of the ARCPI 
and enables high frequency high power operation. 
_0 Transformer connection True-PWM-Pole technique is extensible to multilevel 
inverters with the same performance as in the two level case, which facilitates high voltage 
and high power conversion at high frequency and high efficiency. 
0 The new diode clamping multilevel inverter works free of the series association of 
clamping diodes and is hence more applicable in practice. 
To the best of the belief of this thesis, the soft switched multilevel inverter is the 
legitimate contender against the well-entrenched hard switched or snubbed counterpart 
especially for high performance applications, even though they face greater obstacles than at 
the two-level low power levels. ' 
Looking ahead, several subjects deserve further specific investigations: 
0 Identification of potential problems, comparison of its variations, optimization of designing 
and evaluation of performance of the modified auto-transformer connection True-PWM- 
Pole family under practical circumstances. 
0 Possible clamping voltage drift of the capacitor_clamping inverter and neutral potential 
drift of the diode clamping inverter under load unbalance or load transience conditions. 
0 Solutions to the problems of the diode clamping multilevel inverter (M>3), including 
indirect clamping, potential drift and turn-on snubbing etc.
H 
0 Comparison of the diode clamping inverter, the capacitor clamping inverter and the H- 
bridge cascade inverter for different applications.
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